KR800001108B1 - Amplifier - Google Patents
Amplifier Download PDFInfo
- Publication number
- KR800001108B1 KR800001108B1 KR760000407A KR760000407A KR800001108B1 KR 800001108 B1 KR800001108 B1 KR 800001108B1 KR 760000407 A KR760000407 A KR 760000407A KR 760000407 A KR760000407 A KR 760000407A KR 800001108 B1 KR800001108 B1 KR 800001108B1
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- transistors
- phase
- resistors
- amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 2
- 208000001034 Frostbite Diseases 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 101000684181 Homo sapiens Selenoprotein P Proteins 0.000 description 1
- 102100023843 Selenoprotein P Human genes 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 229940119265 sepp Drugs 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래예의 접속도.1 is a connection diagram of a conventional example.
제2도 및 제3도는 각각 본원발명의 일례의 접속도.2 and 3 are connection diagrams each showing an example of the present invention.
제1도의 회로는, 트랜지스터 Q1,Q2에 의해 차동(差動)앰프가 구성되는 동시에, 이것에 에미터접지의 트랜지스터 Q3가 직결접속된 앰프 이지만, 이 경우, 차동 앰프 A가 이상적으로 구성되어 있다면, 입력단자 T1, T2에 동상(同相)성분이 공급되더라도, 출력단자 T3에는 그 동상성분은 나타나지 않는다.The circuit of FIG. 1 is an amplifier in which a differential amplifier is formed by transistors Q 1 and Q 2 , and a transistor Q 3 of emitter ground is directly connected thereto. In this case, differential amplifier A is ideally used. If so, even if the in-phase component is supplied to the input terminals T 1 and T 2 , the in-phase component does not appear in the output terminal T 3 .
그러나 실제로는, 트랜지스터 Q1, Q2의 특성의 불균일성등에 의해 단자 T1, T2에 동상성분이 공급되면, 단자 T3에 그 동상성분이 나타나 버린다. 그리고 이 동상성분에 대한 이 앰프의 종합이득, 즉 동상이득 CMG는,In reality, however, when the in-phase component is supplied to the terminals T 1 and T 2 due to the nonuniformity of the characteristics of the transistors Q 1 and Q 2 , the in-phase component appears in the terminal T 3 . And the overall gain of this amplifier for this frostbite component, the frostbite gain CMG,
로서 표시된다. 단, 이 식에 있어서, 전반은 차동앰프 A의 단체(單體)의 동상이득, 후반은 트랜지스터 Q3의 이득이다.Is indicated as. However, in this way, the first half is the second half is the gain of the transistor Q 3 statue gain of groups (單體) of the differential amplifier A.
그래서 종래에 있어서는, 저항기 R2를 정전류원으로하여 그 임피이던스를 크게 하고, 이것에 의해 동상이득을 작게 하고 있었다.Therefore, in the related art, the impedance is increased by using the resistor R 2 as a constant current source, thereby reducing in-phase gain.
그러나, 그 정전류원은, 일반적으로 에미터 접지의 트랜지스터로 굴성되므로, 임피이던스를 완전히 무한대로 할 수는 없으며, 따라서 동상 이득을 없앨수는 없었다.However, since the constant current source is generally formed by a transistor of emitter ground, the impedance cannot be completely infinite, and thus the in-phase gain cannot be eliminated.
그리고 이와 같이 동상이득이 있으면, 전원의 온 오프시에 그 전원전압의 변화에 의해 노이즈가 발생한다든지, 또는 전원의 리플이 신호중에 포함되어 S/N이 저하한다든지 해 버린다.If there is an in-phase gain in this manner, noise may be generated due to a change in the power supply voltage when the power supply is turned on or off, or a ripple of the power supply may be included in the signal, resulting in a decrease in S / N.
본원발명은, 이와 같은 점을 감안하여, 제1도와 같은 차동앰프를 갖는 앰프의 동상이득을 없애려고 하는 것이다.In view of the above, the present invention seeks to eliminate in-phase gain of an amplifier having a differential amplifier as shown in FIG.
이 때문에 본원발명에 있어서는, 예컨대 제2도에 나타낸 것처럼, 트랜지스터 Q4를 설치하여, 이것에 의해 동상성분을 검출하고, 그 검출신호에 의해서 출력에 나타나는 동상성분을 상쇄(相殺)한다.For this reason, in the present invention, for example, as shown in FIG. 2, by installing the transistor Q 4, and (相殺) detecting a phase component, and the offset phase component appears in the output by the detection signal thereby.
즉, 제2도의 예에 있어서는, 트랜지스터 Q1, Q2에 대한 정전류원용의 에미터저항기가, 저항기 R5와 R6로 분활되며, 그 분활점이 트랜지스터 Q4의 베이스에 접속되고, 그 에미터가 저항기 R7를 통해서 부의 전원단자에 접속되며, 그 콜렉터가 트랜지스터 Q3의 콜렉터에 접속된다. 또한 RL은 부하이다.That is, in the example of FIG. 2, the emitter resistor for the constant current source for transistors Q 1 and Q 2 is divided into resistors R 5 and R 6 , and the splitting point is connected to the base of transistor Q 4 , and the emitter Is connected to the negative power supply terminal via a resistor R 7 , and its collector is connected to the collector of transistor Q 3 . RL is also a load.
이와 같은 구성에 의하면 단자 T1, T2에 동상성분이 공급되면, 이것은 트랜지스터 Q3를 통해서 그 콜렉터에 나타난다. 그러나 이때, 단자 T1, T2로부터의 동상성분은, 상쇄되는 일 없이 서로가 가산(加算)되어서 트랜지스터 Q1,Q2의 에미터에 나타나며, 다시 저항기 R5,R6에 의해서 분압되고 나서 트랜지스터 Q4에 의해서 위상반전 되며, 그 콜렉터에, 트랜지스터 Q3로부터의 동상성분과는 역상으로 나타난다. 따라서 트랜지스터 Q3의 콜렉터에 나타난 동상성분은, 트랜지스터 Q4의 콜렉터에 나타난 동상성분에 의해서 상쇄되며, 단자 T3에는 동상성분은 취출되지 않는다.According to such a configuration, when in-phase components are supplied to the terminals T 1 and T 2 , they appear in the collector through the transistor Q 3 . However, at this time, the in-phase components from the terminals T 1 and T 2 are added to each other without canceling and appear on the emitters of the transistors Q 1 and Q 2 , and then divided by the resistors R 5 and R 6 . is phase inverted by the transistor Q 4, to the collector, and a phase component from the transistor Q 3 is shown in reverse video. Therefore, the in-phase component shown in the collector of transistor Q 3 is canceled by the in-phase component shown in the collector of transistor Q 4 , and no in-phase component is taken out to terminal T 3 .
즉, 제2도의 앰프에 있어서는, 동상이득 CMG는,That is, in the amplifier of FIG. 2, the in-phase gain CMG is
로 표시된다. 단, 이 식에 있어서, 제1항은 차동앰프 A 및 트랜지스터 Q3의 동상이득, 제2항의 전반은 저항기 R5, R6에 의한 분압비, 후반은 트랜지스터 Q4의 이득이다. 따라서,Is displayed. However, in the above formula, the first term is the gain of the differential amplifier A and transistor Q statue gain, the second term is half of the third resistor R 5, the partial pressure ratio, the second half by R 6 is the transistor Q 4. therefore,
가 되므로,Becomes,
즉, In other words,
로 해두면, CMG=O으로 되며, 단자 T3에 동상성분은 나타나지 않는다.If set to CMG = O, the in-phase component does not appear in the terminal T 3 .
이리하여 본원발명에 의하면, 동상이득을 O으로 할 수가 있으며, 따라서 전원의 온 오프시에 노이즈가 난다든지 하는 일은 없으며, 또 전원의 리플필터를 간단하게 하거나, 또는 생략하더라도, 리플이 출력신호에 포함되는 일은 없다.Thus, according to the present invention, the in-phase gain can be set to O. Therefore, no noise occurs when the power supply is turned on or off, and even if the power supply ripple filter is simplified or omitted, the ripple is applied to the output signal. It is not included.
제3도는 본원발명을 오디오용의 메인앰프에 적용한 경우의 일례를 나타내며, 트랜지스터 Q5,Q6및 Q7,Q8, 가 각각 다알링턴 접속되는 동시에, 이들 트랜지스터 Q5~Q8는 SEPP접속되며, 트랜지스터 Q5, Q7의 베이스가 트랜지스터 Q3, Q4의 콜렉터에 접속된다. 또 단자 T3와 트랜지스터 Q2의 베이스와의 사이에 저항기 R8이 접속되어서 부귀환(負歸還)이 걸린다. 또한, 마이오우드 D1~Dn은 트랜지스터 Q5~Q7의 바이어스용 다이오우드, Sp는 스피이커이다.The third turn shows an example of when the present invention applied to a main amplifier for the audio, the transistors Q 5, Q 6 and Q 7, at the same time is Q 8, the each of the multi Arlington connected, the transistors Q 5 ~ Q 8 are SEPP connected The bases of the transistors Q 5 and Q 7 are connected to the collectors of the transistors Q 3 and Q 4 . In addition, a resistor R 8 is connected between the terminal T 3 and the base of the transistor Q 2 , and a negative feedback occurs. In addition, myodiodes D 1 to D n are bias diodes for transistors Q 5 to Q 7 , and Sp is a speaker.
그리고 이 앰프에 있어서도, 제2도의 앰프와 마찬가지로 저항기 R1,R3,R6,R7를 선정해두면, 동상이득은 없어지며, 전원의 온 오프시의 노이즈에 의해 스피이커 Sp를 손상시키거나, 또는 듣기 싫은 소리가 난다거나 하는 일은 없으며, 또 리플에 의한 S/N의 저하도 없다. 특히 메인앰프에서는 전원의 전류용량의 관계로, 리플을 충분히 제거하는 것은 곤란하지만, 그 경우에도, 출력신호에 리플이 포함되지 않으며, S/N가 좋다.Also in this amplifier, if the resistors R 1 , R 3 , R 6 , and R 7 are selected as in the amplifier of FIG. 2, in-phase gain is lost, and the speaker Sp is damaged by the noise when the power is turned on and off. There is no sound or an unpleasant sound, and there is no deterioration of S / N due to ripple. In particular, in the main amplifier, it is difficult to sufficiently remove the ripple due to the current capacity of the power supply, but even in this case, the output signal does not include ripple, and S / N is good.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR760000407A KR800001108B1 (en) | 1976-02-18 | 1976-02-18 | Amplifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR760000407A KR800001108B1 (en) | 1976-02-18 | 1976-02-18 | Amplifier |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR800001108B1 true KR800001108B1 (en) | 1980-10-08 |
Family
ID=19201994
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR760000407A Expired KR800001108B1 (en) | 1976-02-18 | 1976-02-18 | Amplifier |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR800001108B1 (en) |
-
1976
- 1976-02-18 KR KR760000407A patent/KR800001108B1/en not_active Expired
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4586000A (en) | Transformerless current balanced amplifier | |
| JPS6245724B2 (en) | ||
| JPS648923B2 (en) | ||
| US4445054A (en) | Full-wave rectifying circuit | |
| US4101842A (en) | Differential amplifier | |
| US5115204A (en) | Differential amplifier | |
| US4005371A (en) | Bias circuit for differential amplifier | |
| KR860000440B1 (en) | Signal level control circuit | |
| KR800001108B1 (en) | Amplifier | |
| EP0478389B1 (en) | Amplifier having polygonal-line characteristics | |
| US4215318A (en) | Push-pull amplifier | |
| US4293824A (en) | Linear differential amplifier with unbalanced output | |
| US4274058A (en) | Amplifier with separate AC and DC feedback loops | |
| JPH0220164B2 (en) | ||
| CA1078930A (en) | Amplifier | |
| EP0508711B1 (en) | Transistor direct-coupled amplifier | |
| JPH0527282B2 (en) | ||
| JP2665072B2 (en) | Amplifier circuit | |
| JPS641785Y2 (en) | ||
| JP3000737B2 (en) | Output buffer circuit | |
| KR830001978B1 (en) | Power amplification circuit | |
| JPH0633700Y2 (en) | Signal addition on / off circuit | |
| JP2693861B2 (en) | Amplifier circuit | |
| KR830001980B1 (en) | Power amplification circuit | |
| JPH10173450A (en) | Signal processing circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19760218 |
|
| PG1605 | Publication of application before grant of patent |
Comment text: Decision on Publication of Application Patent event code: PG16051S01I Patent event date: 19800905 |
|
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 19801226 |
|
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 19810105 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 19810105 End annual number: 3 Start annual number: 1 |
|
| PR1001 | Payment of annual fee |
Payment date: 19830225 Start annual number: 4 End annual number: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 19840215 Start annual number: 5 End annual number: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 19850211 Start annual number: 6 End annual number: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 19860219 Start annual number: 7 End annual number: 7 |
|
| PR1001 | Payment of annual fee |
Payment date: 19870220 Start annual number: 8 End annual number: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 19871221 Start annual number: 9 End annual number: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 19890218 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 19900220 Start annual number: 11 End annual number: 11 |
|
| PC1801 | Expiration of term |