[go: up one dir, main page]

KR20080060321A - Method for manufacturing a semiconductor device having a multilayer stack - Google Patents

Method for manufacturing a semiconductor device having a multilayer stack Download PDF

Info

Publication number
KR20080060321A
KR20080060321A KR1020060134270A KR20060134270A KR20080060321A KR 20080060321 A KR20080060321 A KR 20080060321A KR 1020060134270 A KR1020060134270 A KR 1020060134270A KR 20060134270 A KR20060134270 A KR 20060134270A KR 20080060321 A KR20080060321 A KR 20080060321A
Authority
KR
South Korea
Prior art keywords
film
tungsten
stack
stack layer
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
KR1020060134270A
Other languages
Korean (ko)
Other versions
KR100908812B1 (en
Inventor
김태윤
조흥재
성민규
Original Assignee
주식회사 하이닉스반도체
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 하이닉스반도체 filed Critical 주식회사 하이닉스반도체
Priority to KR1020060134270A priority Critical patent/KR100908812B1/en
Publication of KR20080060321A publication Critical patent/KR20080060321A/en
Application granted granted Critical
Publication of KR100908812B1 publication Critical patent/KR100908812B1/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H10D64/01308—
    • H10D64/01354—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H10P50/266—

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 다층으로 이루어진 스택 식각시 서로 다른 식각 가스를 사용하더라도 프로파일 변형을 방지할 수 있는 반도체소자의 제조 방법을 제공하기 위한 것으로, 본 발명의 반도체소자의 제조 방법은 티타늄계열의 막과 텅스텐계열의 막을 포함하는 제1스택층을 형성하는 단계; 상기 제1스택층 상에 텅스텐실리사이드막과 텅스텐계열의 막을 포함하는 제2스택층을 형성하는 단계; 상기 제2스택층을 식각하여 제2스택층패턴을 형성하는 단계(불소계 가스 사용); 적어도 상기 제2스택층패턴의 측벽을 보호하는 보호막(질화막)을 형성하는 단계; 상기 보호막 아래의 제1스택층을 식각하는 단계(불소계 가스와 염소계 가스 동시 사용)를 포함하고, 상술한 본 발명은 여러 물질이 다층을 이루고 있는 구조에서 구성 물질들의 식각(etch) 선택비가 다를 경우에 발생하게 되는 식각프로파일 문제를 보호막을 적용하므로써 스택을 구성하는 물질의 손상없이 요구되는 식각프로파일을 변형없이 양호하게 형성할 수 있는 효과가 있다.The present invention is to provide a method for manufacturing a semiconductor device that can prevent profile deformation even when using different etching gases in the stack etching of a multilayer, the method of manufacturing a semiconductor device of the present invention is a titanium film and a tungsten series Forming a first stack layer comprising a film of; Forming a second stack layer including a tungsten silicide layer and a tungsten series layer on the first stack layer; Etching the second stack layer to form a second stack layer pattern (using a fluorine-based gas); Forming a protective film (nitride film) that protects at least sidewalls of the second stack layer pattern; Etching the first stack layer under the passivation layer (using fluorine-based gas and chlorine-based gas simultaneously), and the present invention described above may be performed when the etch selectivity of the constituent materials is different in a structure in which several materials are formed in a multilayer. By applying a protective film to the problem of the etch profile that occurs in the stack has an effect that can be satisfactorily formed without deformation of the etching profile required without damaging the material constituting the stack.

Description

다층의 스택을 갖는 반도체소자의 제조 방법{METHOD FOR ETCHING SEMICONDUCTOR DEVICE WITH MULTI LAYER STACK}Method for manufacturing a semiconductor device having a multilayer stack {METHOD FOR ETCHING SEMICONDUCTOR DEVICE WITH MULTI LAYER STACK}

도 1a 내지 도 1e는 본 발명의 실시예에 따른 반도체소자의 게이트 제조 방법을 도시한 공정 단면도.1A to 1E are cross-sectional views illustrating a method of manufacturing a gate of a semiconductor device in accordance with an embodiment of the present invention.

* 도면의 주요 부분에 대한 부호의 설명* Explanation of symbols for the main parts of the drawings

11 : 기판 12 : 게이트절연막11 substrate 12 gate insulating film

13 : 폴리실리콘막 14 : 티타늄막13: polysilicon film 14: titanium film

15 : 제1텅스텐질화막 16 : 티타늄질화막15: first tungsten nitride film 16: titanium nitride film

17 : 텅스텐실리사이드막 18 : 제2텅스텐질화막17 tungsten silicide film 18 second tungsten nitride film

19 : 텅스텐막 20 : 하드마스크19: tungsten film 20: hard mask

101 : 제1스택층 102 : 제2스택층101: first stack layer 102: second stack layer

본 발명은 반도체 제조 기술에 관한 것으로, 특히 다층의 스택을 갖는 반도체소자의 제조 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to semiconductor manufacturing technology, and more particularly to a method for manufacturing a semiconductor device having a multilayer stack.

트랜지스터(transistor)의 크기(size)가 점점 작아짐에 따라 게이트 전극(gate electrode)의 면적또한 줄어들고 있으며, 이에 따라 게이트전극의 저항(resistance)이 증가하고 있다. 이를 개선하기 위하여 새로운 게이트 전극을 개발하고 있으며, 그 중 하나가 Ti/WN/TiN/WSix/WN/W 구조를 이용한 게이트전극이다.As the size of the transistor becomes smaller, the area of the gate electrode is also reduced, and as a result, the resistance of the gate electrode is increased. In order to improve this, new gate electrodes have been developed, and one of them is a gate electrode using a Ti / WN / TiN / WSix / WN / W structure.

이러한 구조의 게이트 전극은 저항(resistance)을 감소시키지만 게이트를 형성하기 위하여 식각(etch)을 하는데에는 어려움이 발생하게 된다. The gate electrode of such a structure reduces resistance, but it is difficult to etch to form a gate.

텅스텐계열의 막(W, WN)과 티타늄계열의 막(Ti, TiN)은 식각(etch) 선택비가 서로 다르다. 즉, 텅스텐계열은 불소(F)계 가스에 의해 식각되고, 티타늄 계열은 염소(Cl)계 가스에 의해 식각이 되기 때문에 서로 다른 선택비를 이용한 식각이 가능하다.Tungsten-based films W and WN and titanium-based films Ti and TiN have different etching selectivity. That is, since the tungsten series is etched by the fluorine (F) -based gas, and the titanium series is etched by the chlorine (Cl) -based gas, it is possible to etch using different selectivity.

그러나, 텅스텐실리사이드(WSix)는 텅스텐계열 식각에 사용되는 불소(F)와 티타늄 계열 식각에 사용되는 염소(Cl)에 모두 반응하여 식각됨에 따라 다른 물질들에 비해 식각(etch)이 더 많이 일어나 게이트의 프로파일이 변형되는 문제가 발생하고 있다.However, tungsten silicide (WSix) is etched in response to both fluorine (F) used for tungsten-based etching and chlorine (Cl) used for titanium-based etching, resulting in more etching than other materials. There is a problem that the profile of is deformed.

위와 같은 문제점은 게이트뿐만 아니라, 텅스텐실리사이드를 이용하는 스택, 예컨대, 비트라인 및 금속배선의 식각시에도 발생할 수 있다.The above problem may occur not only in the gate but also in the etching of a stack using tungsten silicide, for example, bit lines and metal lines.

본 발명은 상기한 종래기술의 문제점을 해결하기 위해 제안된 것으로서, 다층으로 이루어진 스택 식각시 서로 다른 식각 가스를 사용하더라도 프로파일 변형을 방지할 수 있는 반도체소자의 제조 방법을 제공하는데 그 목적이 있다.The present invention has been proposed to solve the above problems of the prior art, and an object of the present invention is to provide a method for manufacturing a semiconductor device capable of preventing profile deformation even when different etching gases are used when etching a stack formed of a multilayer.

상기 목적을 달성하기 위한 본 발명의 반도체소자의 제조 방법은 티타늄계열의 막과 텅스텐계열의 막을 포함하는 제1스택층을 형성하는 단계; 상기 제1스택층 상에 텅스텐실리사이드막과 텅스텐계열의 막을 포함하는 제2스택층을 형성하는 단계; 상기 제2스택층을 식각하여 제2스택층패턴을 형성하는 단계; 적어도 상기 제2스택층패턴의 측벽을 보호하는 보호막을 형성하는 단계; 상기 보호막 아래의 제1스택층을 식각하는 단계를 포함하는 것을 특징으로 한다.A method of manufacturing a semiconductor device of the present invention for achieving the above object comprises the steps of forming a first stack layer comprising a titanium-based film and a tungsten-based film; Forming a second stack layer including a tungsten silicide layer and a tungsten series layer on the first stack layer; Etching the second stack layer to form a second stack layer pattern; Forming a protective film protecting at least a sidewall of the second stack layer pattern; And etching the first stack layer under the passivation layer.

바람직하게, 상기 보호막은 상기 제1스택층 및 제2스택층 식각시 식각선택비가 큰 물질로 형성하며, 상기 보호막은 질화막(Nitirde)으로 형성하는 것을 특징으로 한다.Preferably, the passivation layer is formed of a material having a high etching selectivity during etching of the first and second stack layers, and the passivation layer is formed of a nitride layer.

바람직하게, 상기 티타늄계열의 막은, 티타늄막, 티타늄질화막 또는 티타늄막과 티타늄질화막이 적층된 구조 중에서 선택되는 적어도 어느 하나인 것을 특징으로 하고, 상기 텅스텐계열의 막은 텅스텐, 텅스텐질화막 또는 텅스텐질화막과 텅스텐막이 적층된 구조 중에서 선택되는 적어도 어느 하나인 것을 특징으로 한다.Preferably, the titanium-based film is at least one selected from a structure consisting of a titanium film, a titanium nitride film, or a structure in which a titanium film and a titanium nitride film are stacked. It is characterized in that it is at least one selected from the structure in which the film is laminated.

바람직하게, 상기 제2스택층을 식각하는 단계는 불소계 가스를 이용하여 진행하는 것을 특징으로 하며, 상기 제1스택층을 식각하는 단계는 불소계 가스와 염 소계 가스를 혼합하여 진행하는 것을 특징으로 한다.Preferably, the etching of the second stack layer is performed using a fluorine-based gas, and the etching of the first stack layer is performed by mixing a fluorine-based gas and a chlorine-based gas. .

이하, 본 발명이 속하는 기술분야에서 통상의 지식을 가진 자가 본 발명의 기술적 사상을 용이하게 실시할 수 있을 정도로 상세히 설명하기 위하여, 본 발명의 가장 바람직한 실시예를 첨부 도면을 참조하여 설명하기로 한다.Hereinafter, the preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings so that those skilled in the art may easily implement the technical idea of the present invention. .

본 발명은 다층의 스택(stack)에 포함되어 있는 텅스텐실리사이드(WSix)가 두 가지의 가스에 모두 노출되는 것을 방지하기 위하여 WSix/WN/W을 식각한 이후 식각(etch)이 이루어진 전극 부위에 질화막(nitride)을 증착한 후, 나머지 Ti/WN/TiN을 불소계 가스와 염소계 가스를 이용하여 식각하면 Ti/WN/TiN/WSix/WN/W에서 변형이 없는 양호한 프로파일(profile)을 얻을 수 있다.According to the present invention, a nitride film is formed on an electrode portion etched after etching WSix / WN / W to prevent tungsten silicide (WSix) included in a multilayer stack from being exposed to both gases. After the deposition of the nitride, the remaining Ti / WN / TiN is etched using a fluorine gas and a chlorine gas to obtain a good profile without deformation in Ti / WN / TiN / WSix / WN / W.

도 1a 내지 도 1e는 본 발명의 실시예에 따른 반도체소자의 게이트 제조 방법을 도시한 공정 단면도이다.1A to 1E are cross-sectional views illustrating a method of manufacturing a gate of a semiconductor device in accordance with an embodiment of the present invention.

도 1a에 도시된 바와 같이, 기판(11) 상에 게이트절연막(12)을 형성한다.As shown in FIG. 1A, a gate insulating film 12 is formed on the substrate 11.

이어서, 게이트절연막(12) 상에 게이트스택을 형성한다. 게이트스택은 적어도 티타늄계열의 막과 텅스텐계열의 막을 포함하는 제1스택층(101)과 적어도 텅스텐실리사이드막과 텅스텐계열의 막을 포함하는 제2스택층(102)을 적층하여 형성한다.Subsequently, a gate stack is formed on the gate insulating film 12. The gate stack is formed by stacking a first stack layer 101 including at least a titanium-based film and a tungsten-based film and a second stack layer 102 including at least a tungsten silicide film and a tungsten-based film.

제1스택층(101)과 제2스택층(102)의 형성은, 먼저, 폴리실리콘막(13)을 형성한 후, 폴리실리콘막(13) 상에 티타늄막(Ti, 14), 제1텅스텐질화막(WN, 15), 티타늄질화막(TiN, 16), 텅스텐실리사이드막(WSix, 17), 제2텅스텐질화막(WN, 18)으로 이루어진 확산배리어막(Diffusion barrier)을 형성한다. 이후, 텅스텐막(W, 19)과 하드마스크(Hard mask, 20)를 차례로 적층하는데, 하드마스크(20)는 질화막을 사용할 수 있다. 폴리실리콘막(13) 상에 티타늄막(Ti, 14), 제1텅스텐질화막(WN, 15), 티타늄질화막(TiN, 16)은 제1스택층(101)이 되고, 텅스텐실리사이드막(WSix, 17), 제2텅스텐질화막(WN, 18), 텅스텐막(W, 19) 및 하드마스크(Hard mask, 20)는 제2스택층(102)이 된다.The first stack layer 101 and the second stack layer 102 may be formed by first forming a polysilicon film 13 and then forming a titanium film Ti and a first film on the polysilicon film 13. A diffusion barrier film made of a tungsten nitride film WN 15, a titanium nitride film TiN 16, a tungsten silicide film WSix 17, and a second tungsten nitride film WN 18 is formed. Subsequently, the tungsten films W and 19 and the hard mask 20 are sequentially stacked, and the hard mask 20 may use a nitride film. On the polysilicon film 13, the titanium film Ti, the first tungsten nitride film WN, 15, and the titanium nitride film TiN, 16 become the first stack layer 101, and the tungsten silicide film WSix, 17), the second tungsten nitride films WN and 18, the tungsten films W and 19, and the hard mask 20 become the second stack layer 102. Referring to FIG.

제1스택층(101)과 제2스택층(102)으로 이루어진 게이트스택에서, 폴리실리콘막(13)과 텅스텐막(19)은 게이트전극으로 사용되며, 티타늄막(Ti, 14), 제1텅스텐질화막(WN, 15), 티타늄질화막(TiN, 16), 텅스텐실리사이드막(WSix, 17) 및 제2텅스텐질화막(WN, 18)은 폴리실리콘막(13)과 텅스텐막(19)간 상호 확산을 방지하는 확산배리어막(Diffusion barrier)으로 작용한다. 이와 같은 구조의 확산배리어막을 사용하면, 게이트콘택저항 및 게이트시트저항을 동시에 개선시킬 수 있다. In the gate stack composed of the first stack layer 101 and the second stack layer 102, the polysilicon film 13 and the tungsten film 19 are used as the gate electrodes, and the titanium films Ti and 14 are formed. Tungsten nitride film (WN, 15), titanium nitride film (TiN, 16), tungsten silicide film (WSix, 17) and second tungsten nitride film (WN, 18) are interdiffused between polysilicon film 13 and tungsten film 19. It acts as a diffusion barrier to prevent damage. By using the diffusion barrier film having such a structure, the gate contact resistance and the gate sheet resistance can be improved at the same time.

그리고, 게이트스택 중 제1스택층(101)은 티타늄계열의 막인 티타늄막(14), 티타늄질화막(16)을 포함하면서 텅스텐계열의 막인 제1텅스텐질화막(15)을 포함하고 있다. 제2스택층(102)은 텅스텐실리사이드막(16)과 텅스텐계열의 막인 제2텅스텐질화막(18)과 텅스텐막(19)을 포함하고 있다. 여기서, 텅스텐계열의 막들은 증착시 소스가스로 육불화가스(WF6)를 사용한다. 일예로, 제1 및 제2텅스텐질화막(15, 18)은 육불화가스(WF6)와 NH3 가스를 사용하여 증착하며, 텅스텐막(19)은 육불화가스(WF6)를 사용하여 증착한다.The first stack layer 101 of the gate stack includes a titanium film 14, which is a titanium film, and a titanium nitride film 16, and a first tungsten nitride film 15, which is a tungsten film. The second stack layer 102 includes a tungsten silicide film 16, a tungsten nitride film 18, and a tungsten film 19. Here, tungsten-based films use hexafluoride gas (WF 6 ) as a source gas during deposition. For example, the first and second tungsten nitride films 15 and 18 are deposited using hexafluoride gas (WF 6 ) and NH 3 gas, and the tungsten film 19 is deposited using hexafluoride gas (WF 6 ). do.

다음으로, 게이트마스크(Gate mask) 및 식각(etch)을 진행한다.Next, a gate mask and an etch are performed.

먼저, 도 1b에 도시된 바와 같이, 하드마스크(20) 상에 감광막을 도포하고 노광 및 현상으로 패터닝하여 게이트마스크(도시생략)를 형성한다. 이어서, 게이트마스크를 식각장벽으로 하여 하드마스크(20)를 식각하므로써 하드마스크패턴(20A)을 형성한다.First, as shown in FIG. 1B, a photosensitive film is coated on the hard mask 20 and patterned by exposure and development to form a gate mask (not shown). Subsequently, the hard mask 20 is etched using the gate mask as an etch barrier to form the hard mask pattern 20A.

이어서, 하드마스크패턴(20A)을 식각장벽으로 하여 제2스택층(102)인 텅스텐계열의 막과 텅스텐실리사이드막(17)을 식각한다. 즉, 텅스텐막(19), 제2텅스텐질화막(18) 및 텅스텐실리사이드막(17)을 식각하여 텅스텐실리사이드막(17A), 제2텅스텐질화막(18A), 텅스텐막(19A) 및 하드마스크패턴(20A)의 순서로 적층되는 제1스택층패턴(101A)을 형성한다. 이때, 게이트마스크는 소모되어 잔류하지 않을 수 있다.Subsequently, the tungsten series film and the tungsten silicide film 17 as the second stack layer 102 are etched using the hard mask pattern 20A as an etching barrier. That is, the tungsten film 19, the second tungsten nitride film 18 and the tungsten silicide film 17 are etched to make the tungsten silicide film 17A, the second tungsten nitride film 18A, the tungsten film 19A and the hard mask pattern ( A first stack layer pattern 101A stacked in the order of 20A is formed. In this case, the gate mask may be exhausted and not remain.

텅스텐막(19), 텅스텐질화막(18) 및 텅스텐실리사이드막(17)을 식각할 때, 식각가스는 불소가 함유된 불소계 가스(F base gas)를 사용한다. 예를 들어, 불소계 가스는 CF4 또는 SF6를 사용한다.When etching the tungsten film 19, tungsten nitride film 18 and tungsten silicide film 17, the etching gas uses a fluorine-containing gas (F base gas) containing fluorine. For example, fluorine-based gas uses CF 4 or SF 6 .

텅스텐계열의 막을 증착할 때 사용되는 가스가 육불화가스이므로, 텅스텐막(19), 텅스텐질화막(18) 및 텅스텐실리사이드막(17)을 식각할 때의 식각가스는 불소가 포함된 불소계 가스(F base gas)를 사용하는 것이다.Since the gas used for depositing the tungsten series film is hexafluoride gas, the etching gas when the tungsten film 19, the tungsten nitride film 18 and the tungsten silicide film 17 is etched is fluorine-containing gas (F). base gas).

텅스텐실리사이드막(17) 식각후 노출되는 티타늄질화막(16)은 불소계 가스의 불소(F)와 반응하지 않으므로 식각이 발생하지 않는다. 따라서, 티타늄질화막(16) 은 그 아래의 제1텅스텐질화막(15)이 식각되는 것을 방지하는 하드마스크가 된다.The titanium nitride film 16 exposed after etching the tungsten silicide layer 17 does not react with fluorine (F) of the fluorine-based gas, so that etching does not occur. Thus, the titanium nitride film 16 becomes a hard mask that prevents the first tungsten nitride film 15 from being etched thereunder.

도 1c에 도시된 바와 같이, 제2스택층패턴(102A)을 포함한 전면에 보호막(Passivation layer, 21)을 형성한다. 이때, 보호막(21)은 후속 티타늄질화막(16), 제1텅스텐질화막(15) 및 티타늄막(14) 식각시에 이미 식각되어 있는 텅스텐계열의 막들이 불소(F) 및 염소(Cl)에 노출되어 식각되는 것을 방지하는 역할을 한다.As illustrated in FIG. 1C, a passivation layer 21 is formed on the entire surface including the second stack layer pattern 102A. At this time, the protective film 21 is exposed to the fluorine (F) and chlorine (Cl) of the tungsten-based films already etched during the subsequent etching of the titanium nitride film 16, the first tungsten nitride film 15 and the titanium film 14 To prevent etching.

바람직하게, 보호막(21)은 질화막(Nitride)을 50∼200Å 두께로 형성한다.Preferably, the protective film 21 forms a nitride film having a thickness of 50 to 200 ∼.

도 1d에 도시된 바와 같이, 티타늄질화막(16), 제1텅스텐질화막(15) 및 티타늄막(14)을 식각한다. 이때, 식각가스는 불소가 함유된 불소계 가스와 염소가 함유된 염소계 가스(Cl base gas)를 동시에 이용하는데, 불소계 가스는 제1텅스텐질화막(15)을 식각하고, 염소계 가스는 티타늄질화막(16)과 티타늄막(14)을 식각한다. 특히, 제2텅스텐질화막(15)과 티타늄질화막/티타늄막(16/14)은 불소계 가스와 염소계 가스에 대해 선택비가 크므로 동시에 식각이 가능하다. 즉, 불소계 가스에 의해 티타늄질화막/티타늄막(16/14)은 식각되지 않고, 염소계 가스에 의해 제2텅스텐질화막(15)은 식각되지 않는다.As shown in FIG. 1D, the titanium nitride film 16, the first tungsten nitride film 15, and the titanium film 14 are etched. In this case, the etching gas uses a fluorine-containing gas containing fluorine and a chlorine-based gas containing chlorine (Cl base gas) at the same time. The fluorine-based gas etches the first tungsten nitride film 15, and the chlorine-based gas is titanium nitride film 16. And the titanium film 14 is etched. In particular, since the second tungsten nitride film 15 and the titanium nitride film / titanium film 16/14 have a high selection ratio with respect to the fluorine-based gas and the chlorine-based gas, etching is possible at the same time. That is, the titanium nitride film / titanium film 16/14 is not etched by the fluorine gas, and the second tungsten nitride film 15 is not etched by the chlorine gas.

바람직하게, 불소계 가스는 CF4 또는 SF6를 사용하고, 염소계 가스는 Cl2 또는 CHCl3를 단독으로 사용하거나 Cl2와 CHCl3의 혼합가스를 사용한다.Preferably, the fluorine-based gas is used CF 4 or SF 6 , the chlorine-based gas using Cl 2 or CHCl 3 alone or a mixture of Cl 2 and CHCl 3 is used.

위와 같은 식각공정시에 보호막(21)도 일부 식각되어 제2스택층패턴(102A)의 측벽에 보호막이 스페이서(21A) 형태로 잔류한다. 보호막(21)으로 사용된 질화막은 불소계 가스에 의해 식각되는 것으로 알려져 있으므로, 별도의 식각가스를 사용할 필요가 없이 보호막(21)을 식각할 수 있다. 그리고, 보호막(21)이 식각되어 하드마스크패턴(20A)의 표면이 노출된다 하더라도, 그 아래의 텅스텐막(19A)은 보호막(21)과 동일하게 질화막인 하드마스크패턴(20A)에 의해 식각으로부터 보호된다.During the etching process as described above, the passivation layer 21 is also partially etched so that the passivation layer remains on the sidewall of the second stack layer pattern 102A in the form of a spacer 21A. Since the nitride film used as the protective film 21 is known to be etched by the fluorine-based gas, the protective film 21 can be etched without using a separate etching gas. And although the protective film 21 is etched and the surface of the hard mask pattern 20A is exposed, the tungsten film 19A underneath is removed from the etching by the hard mask pattern 20A which is a nitride film similarly to the protective film 21. Protected.

상술한 바와 같이, 스페이서(21A)는 불소계 가스와 염소계 가스를 동시에 이용하는 식각공정시에 제2스택층패턴(102A), 특히 텅스텐실리사이드막(17A)이 노출되는 것을 방지한다. 이로써, 불소계 가스와 염소계 가스에 모두 반응하는 텅스텐실리사이드막(17A)이 식각되는 것을 방지하게 되어 프로파일변형을 억제한다.As described above, the spacer 21A prevents the second stack layer pattern 102A, particularly the tungsten silicide film 17A, from being exposed during the etching process using the fluorine gas and the chlorine gas at the same time. As a result, the tungsten silicide film 17A that reacts with both the fluorine-based gas and the chlorine-based gas is prevented from being etched, thereby suppressing profile deformation.

한편, 식각후에 제1스택층(101A)은 폴실리콘막(13), 티타늄막(14A), 제1텅스텐질화막(15A) 및 티타늄질화막(16A)의 순서로 적층된 패턴이 된다.On the other hand, after etching, the first stack layer 101A is a pattern stacked in the order of the polysilicon film 13, the titanium film 14A, the first tungsten nitride film 15A, and the titanium nitride film 16A.

이어서, 도 1e에 도시된 바와 같이, 폴리실리콘막(13)을 식각하므로써 게이트스택의 식각공정을 완료한다. 이때, 폴리실리콘막(13)의 식각은 HBr 또는 Cl2 가스를 사용한다.Subsequently, as illustrated in FIG. 1E, the gate stack etching process is completed by etching the polysilicon film 13. At this time, the etching of the polysilicon film 13 uses HBr or Cl 2 gas.

게이트스택의 식각공정이 완료된 후의 결과를 살펴보면, 게이트절연막(12) 상에 제1스택층패턴(101B)과 제2스택층패턴(102A)의 적층구조가 형성되며, 제1스택층패턴(101B)은 폴리실리콘막(13A), 티타늄막(14A), 제1텅스텐질화막(15A) 및 티타늄질화막(16A)의 순서로 적층된 패턴이고, 제2스택층패턴(102A)은 텅스텐실리사이드막(17A), 제2텅스텐질화막(18A), 텅스텐막(19A) 및 하드마스크패턴(20A)의 순서로 적층된 패턴이다. 그리고, 제2스택층패턴(102A)의 양측벽에는 스페이서(21A)가 형성된다. 한편, 스페이서(21A)는 텅스텐실리사이드막이 식각가스에 노출되는 것을 방지하는 보호막 역할을 함과 동시에 그 재질이 질화막이므로, 게이트스택 식각후 수반되는 후속 산화분위기의 공정시 텅스텐막(19A)이 산화되는 것을 방지하는 역할도 수행한다.After the etching process of the gate stack is completed, the stacked structure of the first stack layer pattern 101B and the second stack layer pattern 102A is formed on the gate insulating layer 12, and the first stack layer pattern 101B is formed. Is a pattern stacked in the order of the polysilicon film 13A, the titanium film 14A, the first tungsten nitride film 15A, and the titanium nitride film 16A, and the second stack layer pattern 102A is the tungsten silicide film 17A. ), The second tungsten nitride film 18A, the tungsten film 19A, and the hard mask pattern 20A in this order. Spacers 21A are formed on both side walls of the second stack layer pattern 102A. Meanwhile, since the spacer 21A serves as a protective film to prevent the tungsten silicide film from being exposed to the etching gas and the material is a nitride film, the tungsten film 19A is oxidized during the process of subsequent oxidation atmosphere following the gate stack etching. It also plays a role in preventing it.

상술한 실시예에서는 게이트 제조 방법에 대해 설명하였으나, 본 발명은 티타늄계열의 막과 텅스텐계열의 막, 그리고 텅스텐실리사이드막이 포함되는 다층의 스택을 이용하는 모든 반도체소자의 제조 방법에 적용이 가능하다. 그 일예로는, 비트라인스택 및 금속배선스택이 있다. 그리고, 티타늄계열의 막은, 티타늄막, 티타늄질화막 또는 티타늄막과 티타늄질화막이 적층된 구조 중에서 선택되는 어느 하나일 수 있고, 텅스텐계열의 막은 텅스텐, 텅스텐질화막 또는 텅스텐질화막과 텅스텐막이 적층된 구조 중에서 선택되는 어느 하나일 수 있다.In the above-described embodiment, the gate manufacturing method has been described, but the present invention can be applied to the manufacturing method of all semiconductor devices using a multilayer stack including a titanium-based film, a tungsten-based film, and a tungsten silicide film. Examples thereof include bit line stacks and metal wiring stacks. The titanium-based film may be any one selected from a structure in which a titanium film, a titanium nitride film, or a titanium film and a titanium nitride film are stacked. It can be any one.

본 발명의 기술 사상은 상기 바람직한 실시예에 따라 구체적으로 기술되었으나, 상기한 실시예는 그 설명을 위한 것이며 그 제한을 위한 것이 아님을 주의하여야 한다. 또한, 본 발명의 기술 분야의 통상의 전문가라면 본 발명의 기술 사상의 범위 내에서 다양한 실시예가 가능함을 이해할 수 있을 것이다.Although the technical idea of the present invention has been described in detail according to the above preferred embodiment, it should be noted that the above-described embodiment is for the purpose of description and not of limitation. In addition, those skilled in the art will understand that various embodiments are possible within the scope of the technical idea of the present invention.

상술한 본 발명은 여러 물질이 다층을 이루고 있는 구조에서 구성 물질들의 식각(etch) 선택비가 다를 경우에 발생하게 되는 식각프로파일 문제를 보호막을 적용하므로써 스택을 구성하는 물질의 손상없이 요구되는 식각프로파일을 변형없이 양호하게 형성할 수 있는 효과가 있다.The present invention described above provides an etch profile problem without damaging the material constituting the stack by applying a protective film to an etching profile problem that occurs when the etch selectivity of the constituent materials is different in a structure in which a plurality of materials are multilayered. There is an effect that can be formed well without deformation.

Claims (13)

티타늄계열의 막과 텅스텐계열의 막을 포함하는 제1스택층을 형성하는 단계;Forming a first stack layer including a titanium-based film and a tungsten-based film; 상기 제1스택층 상에 텅스텐실리사이드막과 텅스텐계열의 막을 포함하는 제2스택층을 형성하는 단계;Forming a second stack layer including a tungsten silicide layer and a tungsten series layer on the first stack layer; 상기 제2스택층을 식각하여 제2스택층패턴을 형성하는 단계;Etching the second stack layer to form a second stack layer pattern; 적어도 상기 제2스택층패턴의 측벽을 보호하는 보호막을 형성하는 단계; 및Forming a protective film protecting at least a sidewall of the second stack layer pattern; And 상기 보호막 아래의 제1스택층을 식각하는 단계Etching the first stack layer under the passivation layer 를 포함하는 반도체소자의 제조 방법.Method for manufacturing a semiconductor device comprising a. 제1항에 있어서,The method of claim 1, 상기 보호막은, 상기 제1스택층 및 제2스택층 식각시 식각선택비가 큰 물질로 형성하는 반도체소자의 제조 방법.The passivation layer may be formed of a material having a high etching selectivity when etching the first and second stack layers. 제2항에 있어서,The method of claim 2, 상기 보호막은, 질화막(Nitirde)으로 형성하는 반도체소자의 제조 방법.The protective film is a semiconductor device manufacturing method of forming a nitride film (Nitirde). 제1항에 있어서,The method of claim 1, 상기 티타늄계열의 막은, 티타늄막, 티타늄질화막 또는 티타늄막과 티타늄질화막이 적층된 구조 중에서 선택되는 적어도 어느 하나인 반도체소자의 제조 방법.The titanium-based film is at least one selected from the group consisting of a titanium film, a titanium nitride film or a structure in which a titanium film and a titanium nitride film are stacked. 제1항에 있어서,The method of claim 1, 상기 텅스텐계열의 막은,The tungsten-based film, 텅스텐, 텅스텐질화막 또는 텅스텐질화막과 텅스텐막이 적층된 구조 중에서 선택되는 적어도 어느 하나인 반도체소자의 제조 방법.A method of manufacturing a semiconductor device, the semiconductor device comprising at least one selected from tungsten, tungsten nitride, or a structure in which a tungsten nitride film and a tungsten film are stacked. 제1항에 있어서,The method of claim 1, 상기 제1스택층은,The first stack layer, 적어도 티타늄막, 텅스텐질화막 및 티타늄질화막의 순서로 적층된 구조인 반도체소자의 제조 방법.A method of manufacturing a semiconductor device having a structure laminated at least in the order of a titanium film, a tungsten nitride film and a titanium nitride film. 제1항에 있어서,The method of claim 1, 상기 제2스택층은,The second stack layer, 상기 텅스텐실리사이드막 위에 텅스텐질화막과 텅스텐막의 순서로 적층된 구 조인 반도체소자의 제조 방법.And a tungsten nitride film and a tungsten film stacked on the tungsten silicide film in order. 제7항에 있어서,The method of claim 7, wherein 상기 제2스택층은,The second stack layer, 상기 텅스텐막 위에 질화막으로 된 하드마스크가 더 형성되는 반도체소자의 제조 방법.A method of manufacturing a semiconductor device, wherein a hard mask made of a nitride film is further formed on the tungsten film. 제1항 내지 제8항 중 어느 한 항에 있어서,The method according to any one of claims 1 to 8, 상기 제2스택층을 식각하는 단계는,Etching the second stack layer, 불소계 가스를 이용하여 진행하는 반도체소자의 제조 방법.A method of manufacturing a semiconductor device that proceeds using fluorine-based gas. 제9항에 있어서,The method of claim 9, 상기 불소계 가스는,The fluorine-based gas, CF4 또는 SF6를 사용하는 반도체소자의 제조 방법.A method for manufacturing a semiconductor device using CF 4 or SF 6 . 제1항 내지 제8항 중 어느 한 항에 있어서,The method according to any one of claims 1 to 8, 상기 제1스택층을 식각하는 단계는,Etching the first stack layer, 불소계 가스와 염소계 가스를 혼합하여 진행하는 반도체소자의 제조 방법.A method of manufacturing a semiconductor device in which a fluorine-based gas and a chlorine-based gas are mixed and advanced. 제11항에 있어서,The method of claim 11, 상기 불소계 가스는 CF4 또는 SF6를 사용하고, 상기 염소계 가스는 Cl2 또는 CHCl3를 단독으로 사용하거나 Cl2와 CHCl3의 혼합가스를 사용하는 반도체소자의 제조 방법.The fluorine-based gas is CF 4 or SF 6 , the chlorine-based gas using Cl 2 or CHCl 3 alone or a mixed gas of Cl 2 and CHCl 3 manufacturing method of a semiconductor device. 제1항에 있어서,The method of claim 1, 상기 제1스택층과 제2스택층으로 이루어진 스택은 게이트스택 또는 비트라인스택인 반도체소자의 제조 방법.The stack comprising the first stack layer and the second stack layer is a gate stack or a bit line stack.
KR1020060134270A 2006-12-27 2006-12-27 Method for manufacturing a semiconductor device having a multilayer stack Expired - Fee Related KR100908812B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020060134270A KR100908812B1 (en) 2006-12-27 2006-12-27 Method for manufacturing a semiconductor device having a multilayer stack

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020060134270A KR100908812B1 (en) 2006-12-27 2006-12-27 Method for manufacturing a semiconductor device having a multilayer stack

Publications (2)

Publication Number Publication Date
KR20080060321A true KR20080060321A (en) 2008-07-02
KR100908812B1 KR100908812B1 (en) 2009-07-21

Family

ID=39812855

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020060134270A Expired - Fee Related KR100908812B1 (en) 2006-12-27 2006-12-27 Method for manufacturing a semiconductor device having a multilayer stack

Country Status (1)

Country Link
KR (1) KR100908812B1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015130455A1 (en) * 2014-02-25 2015-09-03 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US9484196B2 (en) 2014-02-25 2016-11-01 Micron Technology, Inc. Semiconductor structures including liners comprising alucone and related methods
US9577010B2 (en) 2014-02-25 2017-02-21 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US9748311B2 (en) 2014-11-07 2017-08-29 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US9768378B2 (en) 2014-08-25 2017-09-19 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10249819B2 (en) 2014-04-03 2019-04-02 Micron Technology, Inc. Methods of forming semiconductor structures including multi-portion liners
US11223014B2 (en) 2014-02-25 2022-01-11 Micron Technology, Inc. Semiconductor structures including liners comprising alucone and related methods

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102131075B1 (en) 2013-11-12 2020-07-07 삼성전자주식회사 A semiconductor device and method for manufacturing the same

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100819685B1 (en) * 2002-05-31 2008-04-04 주식회사 하이닉스반도체 Manufacturing method of semiconductor device

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10573513B2 (en) 2014-02-25 2020-02-25 Micron Technology, Inc. Semiconductor structures including liners comprising alucone and related methods
US11223014B2 (en) 2014-02-25 2022-01-11 Micron Technology, Inc. Semiconductor structures including liners comprising alucone and related methods
US9484196B2 (en) 2014-02-25 2016-11-01 Micron Technology, Inc. Semiconductor structures including liners comprising alucone and related methods
US9577010B2 (en) 2014-02-25 2017-02-21 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
CN111490063B (en) * 2014-02-25 2023-11-14 美光科技公司 Cross-point memory and method of manufacturing the same
US11600665B2 (en) 2014-02-25 2023-03-07 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US9806129B2 (en) 2014-02-25 2017-10-31 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10157965B2 (en) 2014-02-25 2018-12-18 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
CN106030842B (en) * 2014-02-25 2020-04-28 美光科技公司 Crosspoint memory and method of making the same
US11011579B2 (en) 2014-02-25 2021-05-18 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10854675B2 (en) 2014-02-25 2020-12-01 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10854674B2 (en) 2014-02-25 2020-12-01 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
CN106030842A (en) * 2014-02-25 2016-10-12 美光科技公司 Cross-point memory and manufacturing method thereof
WO2015130455A1 (en) * 2014-02-25 2015-09-03 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10439001B2 (en) 2014-02-25 2019-10-08 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
CN111490063A (en) * 2014-02-25 2020-08-04 美光科技公司 Cross-point memory and method for manufacturing the same
US10665782B2 (en) 2014-04-03 2020-05-26 Micron Technology, Inc. Methods of forming semiconductor structures including multi-portion liners
US10658580B2 (en) 2014-04-03 2020-05-19 Micron Technology, Inc. Semiconductor structures including multi-portion liners
US10879462B2 (en) 2014-04-03 2020-12-29 Micron Technology, Inc. Devices including multi-portion liners
US11050020B2 (en) 2014-04-03 2021-06-29 Micron Technology, Inc. Methods of forming devices including multi-portion liners
US10249819B2 (en) 2014-04-03 2019-04-02 Micron Technology, Inc. Methods of forming semiconductor structures including multi-portion liners
US10680170B2 (en) 2014-08-25 2020-06-09 Micron Technology, Inc. Cross-point memory and methods for forming of the same
US10283703B2 (en) 2014-08-25 2019-05-07 Micron Technology, Inc. Cross-point memory and methods for forming of the same
US9768378B2 (en) 2014-08-25 2017-09-19 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10680037B2 (en) 2014-11-07 2020-06-09 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US10396125B2 (en) 2014-11-07 2019-08-27 Micron Technology, Inc. Cross-point memory and methods for fabrication of same
US9748311B2 (en) 2014-11-07 2017-08-29 Micron Technology, Inc. Cross-point memory and methods for fabrication of same

Also Published As

Publication number Publication date
KR100908812B1 (en) 2009-07-21

Similar Documents

Publication Publication Date Title
US7446049B2 (en) Method for fabricating semiconductor device using amorphous carbon layer as sacrificial hard mask
US10224213B2 (en) Method for forming patterns of a semiconductor device
TWI276153B (en) Method for fabricating semiconductor device
WO2004032221A1 (en) Hardmask employing multiple layers of silicon oxynitride
KR100834396B1 (en) Pattern formation method of semiconductor device
US7537998B2 (en) Method for forming salicide in semiconductor device
KR100908812B1 (en) Method for manufacturing a semiconductor device having a multilayer stack
KR100919342B1 (en) Manufacturing Method of Semiconductor Device
US7442648B2 (en) Method for fabricating semiconductor device using tungsten as sacrificial hard mask
US7582560B2 (en) Method for fabricating semiconductor device
KR100942966B1 (en) Manufacturing method of semiconductor device having pattern including tungsten-containing film
KR100372818B1 (en) Method of forming gate for semiconductor device
KR20050001104A (en) Method for fabrication of semiconductor device
US20050191835A1 (en) Methods of fabricating semiconductor devices having salicide
KR20090043985A (en) Method for manufacturing metal wiring of semiconductor device
US7682974B2 (en) Method for manufacturing semiconductor device
KR20040059981A (en) Method for fabrication of semiconductor device using ArF photo-lithography capable of protecting tapered profile of hardmask
US20020006697A1 (en) Method for forming a storage electrode on a semiconductor device
KR100756772B1 (en) Method of manufacturing a transistor
KR100956598B1 (en) Gate forming method of dual gate oxide structure
KR100964272B1 (en) How to Form a Polymetal Gate Stack
KR100706824B1 (en) Manufacturing Method of Semiconductor Device
JP2008141155A (en) Manufacturing method of semiconductor memory device
KR100845049B1 (en) Method for manufacturing semiconductor device having tungsten gate
KR100402239B1 (en) Method of fabricating metal gate of semiconductor device

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20120716

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20120716

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000