KR101420396B1 - Isolated Synchronous Rectifier Power Converter Using Photo Coupler - Google Patents
Isolated Synchronous Rectifier Power Converter Using Photo Coupler Download PDFInfo
- Publication number
- KR101420396B1 KR101420396B1 KR1020130038600A KR20130038600A KR101420396B1 KR 101420396 B1 KR101420396 B1 KR 101420396B1 KR 1020130038600 A KR1020130038600 A KR 1020130038600A KR 20130038600 A KR20130038600 A KR 20130038600A KR 101420396 B1 KR101420396 B1 KR 101420396B1
- Authority
- KR
- South Korea
- Prior art keywords
- fet
- photocoupler
- transformer
- power converter
- delay time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/22—Conversion of DC power input into DC power output with intermediate conversion into AC
- H02M3/24—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters
- H02M3/28—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC
- H02M3/325—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
- H02M3/33592—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
- H02M1/088—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
- H02M1/092—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices the control signals being transmitted optically
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/22—Conversion of DC power input into DC power output with intermediate conversion into AC
- H02M3/24—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters
- H02M3/28—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC
- H02M3/325—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
- H02M3/33576—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/28—Modifications for introducing a time delay before switching
- H03K17/284—Modifications for introducing a time delay before switching in field effect transistor switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0038—Circuits or arrangements for suppressing, e.g. by masking incorrect turn-on or turn-off signals, e.g. due to current spikes in current mode control
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0048—Circuits or arrangements for reducing losses
- H02M1/0054—Transistor switching losses
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
본 발명은 포토 커플러를 이용한 절연형 동기정류 전력변환기에 관한 것으로서, 보다 상세하게는 기존 드라이브 트랜스 구동방식이 가지는 장점을 그대로 가지면서, 사이즈 축소 및 고밀도화와 생산 자동화가 가능한 포토 커플러를 이용한 절연형 동기정류 전력변환기에 관한 것이다.
본 발명은 PWM 신호를 발생시키는 PWM 장치; 상기 PWM 신호를 베이스에서 입력받는 FET(Q1); 상기 FET(Q1)의 VDS 전압 스파이크를 줄이기 위해 상기 PWM 장치와 상기 FET(Q1)에 접속되는 활성 클램프 FET(Q2); 상기 FET(Q1)와 FET(Q2)에 접속되는 트랜스포머; 상기 트랜스포머에 접속되고, 상기 FET(Q1)과의 게이트 신호간에 지연시간(tDEL)을 확보하기 위한 FET(Q3); 및 상기 FET(Q3)의 턴온/턴오프의 지연시간(tDEL) 조절이 가능하여 슛스루(shoot-through) 손실을 감소시킬 수 있도록 상기 PWM 장치와 FET(Q2)의 게이트에 연결된 제1포토커플러(PC1-A)와 상기 트랜스포머와 상기 FET(Q3)의 게이트에 연결된 제2포토커플러(PC1-B)로 구성된다.The present invention relates to an insulated synchronous rectification power converter using a photocoupler, and more particularly, to an insulated synchronous rectification power converter using a photocoupler capable of size reduction, high density and production automation, To a rectified power converter.
The present invention relates to a PWM device for generating a PWM signal; An FET Q1 receiving the PWM signal at its base; An active clamp FET Q2 connected to the PWM device and the FET Q1 to reduce the VDS voltage spike of the FET Q1; A transformer connected to the FET (Q1) and the FET (Q2); An FET Q3 connected to the transformer for securing a delay time tDEL between the gate signal and the FET Q1; And a first photocoupler connected to the gate of the PWM device and the FET (Q2) so that the delay time (tDEL) of the turn-on / turn-off of the FET (Q3) can be adjusted to reduce shoot- (PC1-A), a second photocoupler (PC1-B) connected to the transformer and a gate of the FET (Q3).
Description
본 발명은 포토 커플러를 이용한 절연형 동기정류 전력변환기에 관한 것으로서, 보다 상세하게는 기존 드라이브 트랜스 구동방식이 가지는 장점을 그대로 가지면서, 사이즈 축소 및 고밀도화와 생산 자동화가 가능한 포토 커플러를 이용한 절연형 동기정류 전력변환기에 관한 것이다.The present invention relates to an insulated synchronous rectification power converter using a photocoupler, and more particularly, to an insulated synchronous rectification power converter using a photocoupler capable of size reduction, high density and production automation, To a rectified power converter.
도 1과 도 2에서 보는 바와 같이, 일반적으로 종래의 자가 구동 방식과 드라이브 트랜스 방식은 DIODE RECTIFIER 방식의 플라이백 회로에서 효율을 증가시키고자 2차측 정류소자를 DIODE 대신 FET를 사용하고 있다.As shown in FIGS. 1 and 2, a conventional self-driving method and a drive transformer method use FETs instead of DIODE in order to increase efficiency in a flyback circuit of a DIODE RECTIFIER method.
그리고 회로의 기생 성분에 의해 발생하는 FET(Q1)의 과도 전압 스파이크 성분을 액티브 클램프 회로로 사용하여 누설 에너지를 C2에 저장 후 입력 전원부로 전달하여 재순환 사용하고 있다.Then, the transient voltage spike component of the FET (Q1) generated by the parasitic component of the circuit is used as an active clamp circuit, and the leakage energy is stored in C2 and then transferred to the input power source for recycling.
또한 2차측 정류 소자인 FET(Q3)의 구동을 위해 전력 트랜스포머를 사용하여 자가 구동하거나 드라이브 트랜스를 추가하여 구동하고 있어, 특히 전력 트랜스포머를 사용한 자가 구동 방식은 슛스루가 발생하여 효율 감소가 우려된다.In addition, since the FET (Q3), which is a secondary rectifying element, is driven by using a power transformer or self-driving by adding a drive transformer, self-driving using a power transformer is susceptible to reduction in efficiency due to shoot through .
구체적으로 자가 구동 방식은 회로적으로 가장 간단하나 Main FET(Q1)가 턴온 되면 2차측 정류 FET도 그대로 동기되어 턴오프 된다.Specifically, the self-driving method is the simplest circuit, but when the main FET Q1 is turned on, the secondary rectifying FET is also synchronized and turned off.
그리고 자가 구동 방식은 2차측 정류 FET의 게이트 신호에 지연시간을 추가할 수 없어 드라이브 트랜스 방식으로 사용하는 추세이다.In addition, the self-driving method can not add the delay time to the gate signal of the rectifier FET of the secondary side, and is used as a drive transformer.
이러한 자가 구동 방식 대비 드라이브 트랜스 구동 방식은 2차측 정류 소자인 FET의 게이트 신호에 지연시간 추가 등의 수정이 가능하고, 자가 구동 방식 대비 Shoot-through 손실이 감소되고, 경부하 시 효율이 조금 나아질 수 있다.In comparison with such a self drive method, the drive transformer driving method can correct the addition of the delay time to the gate signal of the FET, which is the rectifying element of the secondary rectifier, and reduce the shoot-through loss compared to the self driving method, have.
따라서 기존 방식인 자가 구동 방식은 회로적으로 가장 간단하나 Main FET(Q1)가 턴온 되면 2차측 정류 FET도 그대로 동기되어 턴오프 되고, 2차측 정류 FET의 게이트 신호에 지연시간을 추가할 수 없는 문제점이 있었다.Therefore, the conventional self-driving method is the simplest circuit, but when the main FET (Q1) is turned on, the secondary rectifier FET is also turned off as it is and the delay time can not be added to the gate signal of the secondary rectifier FET .
또한 상기 드라이브 트랜스를 사용하여 구동 시에는, 드라이브 트랜스의 사이즈, 부피로 인하여 전체 제품(SMPS)의 사이즈 축소 및 고밀도화에 한계가 있고 또한 생산 자동화가 불가능한 문제점이 있었다.Further, there is a limitation in size reduction and high density of the entire product (SMPS) due to the size and volume of the drive transformer when the drive transformer is used for driving, and production automation is impossible.
상술한 문제점을 해결하기 위하여 본 발명은 PWM 장치와 트랜스포머에 포토 커플러를 연결하여 누설 인덕턴스가 없어 Q3의 VGS에 왜곡이 발생하지 않아 Q3의 오작동이 야기되지 않는 포토 커플러를 이용한 절연형 동기정류 전력변환기를 제공하는 데 목적이 있다.The present invention to solve the above problems is PWM device and by connecting the photocoupler to the transformer leakage inductance is not insulated synchronous rectification power does not occur distortion in the V GS of the transistor Q3 using a photo coupler that is a malfunction of the transistor Q3 is not induced The purpose of the converter is to provide.
상기한 기술적 과제를 달성하기 위한 본 발명은 PWM 신호를 발생시키는 PWM 장치; 상기 PWM 신호를 베이스에서 입력받는 FET(Q1); 상기 FET(Q1)의 VDS 전압 스파이크를 줄이기 위해 상기 PWM 장치와 상기 FET(Q1)에 접속되는 활성 클램프 FET(Q2); 상기 FET(Q1)와 FET(Q2)에 접속되는 트랜스포머; 상기 트랜스포머에 접속되고, 상기 FET(Q1)과의 게이트 신호간에 지연시간(tDEL)을 확보하기 위한 FET(Q3); 및 상기 FET(Q3)의 턴온/턴오프의 지연시간(tDEL) 조절이 가능하여 슛스루(shoot-through) 손실을 감소시킬 수 있도록 상기 PWM 장치와 FET(Q2)의 게이트에 연결된 제1포토커플러(PC1-A)와 상기 트랜스포머와 상기 FET(Q3)의 게이트에 연결된 제2포토커플러(PC1-B)로 구성된다.According to an aspect of the present invention, there is provided a semiconductor device including: a PWM device for generating a PWM signal; An FET Q1 receiving the PWM signal at its base; An active clamp FET Q2 connected to the PWM device and the FET Q1 to reduce the VDS voltage spike of the FET Q1; A transformer connected to the FET (Q1) and the FET (Q2); An FET Q3 connected to the transformer for securing a delay time tDEL between the gate signal and the FET Q1; And a first photocoupler connected to the gate of the PWM device and the FET (Q2) so that the delay time (tDEL) of the turn-on / turn-off of the FET (Q3) can be adjusted to reduce shoot- (PC1-A), a second photocoupler (PC1-B) connected to the transformer and a gate of the FET (Q3).
일 실시예에 있어서, 상기 FET(Q1)의 VDS 전압 스파이크가 감소되면 FET(Q1)에 내압이 낮은 FET의 사용이 가능하여 Rds(on)저항이 낮아 FET의 전도손실을 줄일 수 있다.In one embodiment, when the VDS voltage spike of the FET Q1 is reduced, a FET having a low withstand voltage can be used in the FET Q1, and the Rds (on) resistance is low, thereby reducing the conduction loss of the FET.
일 실시예에 있어서, 상기 FET(Q3)를 구동 시, FET(Q1)과 FET(Q3)의 게이트 신호간에 충분한 지연시간(tDEL)을 확보하여, 상기 FET(Q1)이 OFF된 후 FET(Q3)가 ON이 되거나, FET(Q3)가 OFF된 후 FET(Q1)의 ON 동작이 가능하다.
In one embodiment, a sufficient delay time tDEL is ensured between the gate signals of the FETs Q1 and Q3 when the FET Q3 is driven. After the FET Q1 is turned off, the FET Q3 ) Is turned on, or the FET Q1 is turned on after the FET Q3 is turned off.
본 발명에 따르면 기존 드라이브 트랜스 구동방식이 가지는 장점을 그대로 가지면서, 드라이브 트랜스 구동방식의 사이즈, 부피의 축소 및 고밀도화의 한계와 생산 자동화가 불가능한 단점을 보완할 수 있다.According to the present invention, it is possible to compensate for the limitation of the size, volume, and density of the drive trans drive system, and the disadvantage that production automation is impossible, while maintaining the advantages of the existing drive trans drive system.
본 발명에 따르면 2차측 정류 소자인 FET의 게이트 신호에 지연시간 추가 등의 수정이 가능하다.According to the present invention, it is possible to modify the gate signal of the FET, which is a secondary rectifying element, to add a delay time or the like.
또한 본 발명에 따르면 슛스루 손실 감소가 가능하다.According to the present invention, it is also possible to reduce shot through loss.
또한 본 발명에 따르면 경부하 시 효율 향상이 가능하다.According to the present invention, it is possible to improve efficiency at light load.
또한 본 발명에 따르면 누설 인덕턴스가 없어 FET(Q3)의 VGS에 왜곡이 발생하지 않아 FET(Q3)의 오작동이 야기되지 않는다.In addition, according to the present invention, there is no leakage inductance and distortion of the V GS of the FET Q3 is not generated, so that malfunction of the FET Q3 is not caused.
도 1은 종래 발명에 따른 자가 구동 방식을 보여주는 회로도이다.
도 2는 종래 발명에 따른 드라이브 트랜스 구동방식을 보여주는 회로도이다.
도 3은 도 1의 파형도이다.
도 4는 도 2의 파형도이다.
도 5는 본 발명에 따른 포토 커플러를 이용한 절연형 동기정류 전력변환기의 회로도이다.
도 6은 도 5의 파형도이다.FIG. 1 is a circuit diagram showing a self-driving method according to the prior art.
2 is a circuit diagram showing a drive transformer driving method according to the prior art.
3 is a waveform diagram of Fig.
Fig. 4 is a waveform diagram of Fig. 2. Fig.
5 is a circuit diagram of an insulated synchronous rectification power converter using an optocoupler according to the present invention.
Fig. 6 is a waveform diagram of Fig. 5. Fig.
본 발명을 충분히 이해하기 위해서 본 발명의 바람직한 실시예를 첨부 도면을 참조하여 설명한다. 본 발명의 실시예는 여러 가지 형태로 변형될 수 있으며, 본 발명의 범위가 아래에서 상세히 설명하는 실시예로 한정되는 것으로 해석되어서는 안 된다. 본 실시예는 당업계에서 평균적인 지식을 가진 자에게 본 발명을 보다 완전하게 설명하기 위하여 제공되는 것이다. 따라서 도면에서의 요소의 형상 등은 보다 명확한 설명을 강조하기 위해서 과장되어 표현될 수 있다. 각 도면에서 동일한 부재는 동일한 참조부호로 도시한 경우가 있음을 유의하여야 한다. 또한, 본 발명의 요지를 불필요하게 흐릴 수 있다고 판단되는 공지 기능 및 구성에 대한 상세한 기술은 생략된다.
For a better understanding of the present invention, a preferred embodiment of the present invention will be described with reference to the accompanying drawings. The embodiments of the present invention may be modified into various forms, and the scope of the present invention should not be construed as being limited to the embodiments described in detail below. The present embodiments are provided to enable those skilled in the art to more fully understand the present invention. Therefore, the shapes and the like of the elements in the drawings can be exaggeratedly expressed to emphasize a clearer description. It should be noted that in the drawings, the same members are denoted by the same reference numerals. Further, detailed descriptions of well-known functions and configurations that may be unnecessarily obscured by the gist of the present invention are omitted.
본 발명은 PWM 신호를 발생시키는 PWM 장치(1)와, 1차측 FET(Q1; 11)와 FET(Q2; 12)와, 2차측 정류 소자인 FET(Q3; 13)와 상기 FET(Q3; 13)의 구동을 위한 포토커플러(PC1-A, PC1-B; 21, 22)로 구성된다.The present invention comprises a
여기에서 상기 포토커플러(PC1-A, PC1-B; 21, 22)는 온오프 스위칭(ns) 시간을 조절할 수 있어 FET의 턴온/턴오프의 지연시간(tDEL) 조절이 가능하다.Here, the photocouplers PC1-A and PC1-B21 and 22 can control the on-off switching (ns) time so that the turn-on / turn-off delay time tDEL of the FET can be adjusted.
구체적으로 본 발명은 PWM 신호를 발생시키는 PWM 장치(1)와, 상기 PWM 신호를 베이스에서 입력받는 FET(Q1; 11)와, 상기 FET(Q1; 11)의 VDS 전압 스파이크(Spike)를 줄이기 위해 상기 PWM 장치(1)와 상기 FET(Q1; 11)에 접속되는 활성 클램프 FET(Q2; 12)와, 상기 FET(Q1; 11)와 FET(Q2; 12)에 접속되는 트랜스포머(30)와, 상기 트랜스포머(30)에 접속되고, 상기 FET(Q1; 11)과의 게이트 신호간에 지연시간(tDEL)을 확보하기 위한 FET(Q3; 13) 및 상기 FET(Q3; 13)의 턴온/턴오프의 지연시간(tDEL) 조절이 가능하여 슛스루(shoot-through) 손실을 감소시킬 수 있도록 상기 PWM 장치(1)와 FET(Q2; 12)의 게이트에 연결된 제1포토커플러(PC1-A; 21)와, 상기 트랜스포머(30)와 상기 FET(Q3; 13)의 게이트에 연결된 제2포토커플러(PC1-B; 22)로 구성된다.More particularly, the present invention relates to a method of driving a plasma display panel (PDP), including a
즉 본 발명에 따른 포토 커플러를 이용한 절연형 동기정류 전력변환기에 포토커플러(PC1-A, PC1-B; 21, 22)를 추가하여 FET(Q3; 13)를 구동 시, FET(Q1; 11)과 FET(Q3; 13)의 게이트 신호간에 충분한 지연시간(tDEL)을 확보하여, FET(Q1; 11)이 OFF된 후 FET(Q3; 13)가 ON이 되거나, FET(Q3; 13)가 OFF된 후 FET(Q1; 11)의 ON 동작이 가능하도록 하였다.When the FETs Q3 and Q3 are driven by adding photocouplers PC1-A and PC1-
따라서 포토커플러(PC1-A, PC1-B; 21, 22)를 사용하여 FET(Q3; 13)의 턴온/턴오프의 지연시간(tDEL) 조절이 가능하여 슛스루(shoot-through) 손실을 감소시킬 수 있다.Therefore, the delay time (tDEL) of the turn-on / turn-off of the FET (Q3) 13 can be adjusted by using the photo-couplers PC1-A and PC1-
한편 활성 클램프 FET(Q2; 12)는 FET(Q1; 11)의 VDS 전압 스파이크를 줄이는 기능을 하며, 상기 스파이크가 감소되면 FET(Q1; 11)에 내압이 낮은 FET의 사용이 가능하여, 이에 따른 Rds(on)저항이 낮아 FET의 전도손실을 줄일 수 있고, 부품 Cost의 감소도 가능하다.On the other hand, the active clamp FET Q2 (12) functions to reduce the VDS voltage spike of the FET (Q1) 11, and when the spike is reduced, it is possible to use an FET having a low withstand voltage in the FET The low Rds (on) resistance can reduce the conduction loss of the FET and reduce the component cost.
또한, 스파이크는 트랜스포머의 1차 와인딩의 누설 에너지로 FET(Q1; 11)가 턴오프 될 때 발생하는데, 본 발명에 따른 FET(Q2; 12)의 사용으로 누설에너지가 C2 캐패시터에 의해 캡쳐된 다음 부하로 재순환되어 입력으로 돌아오게 되므로 누설에너지 및 스위칭 손실이 감소하며, 고주파 스파이크의 제거로 인한 EMI 감소 효과가 있다.Also, the spike occurs when the FET Q1 (11) is turned off with the leakage energy of the primary winding of the transformer, and leakage energy is captured by the C2 capacitor by use of the FET (Q2; 12) It is recycled to the load and returns to the input, so that the leakage energy and the switching loss are reduced, and the EMI reduction is effected by eliminating the high frequency spike.
결론적으로, 도 4에서 보는 바와 같이 종래의 드라이브 트랜스 방식 사용시 트랜스포머의 기생성분인 누설 인덕턴스(Leakage Inductance)에 의해 FET(Q3; 13)의 VGS에 스파이크, Ringing 등이 발생되어 상기 VGS가 왜곡(A1, B1, C1)될 수 있으며, 심할 경우 FET(Q3; 13)의 오작동이 야기될 수 있다.Consequently, conventional drive transformer system using parasitic leakage inductance (Leakage Inductance) FET (Q3; 13) by a transformer, as shown in Figure 4 are spikes, Ringing, etc. is generating the V GS in the V GS of the distortion (A1, B1, C1), and in some cases a malfunction of the FET (Q3) 13 may be caused.
이에 반해 도 6에서 보는 바와 같이 본 발명에 따른 포토 커플러 방식은 상기 누설 인덕턴스가 없어 FET(Q3; 13)의 VGS에 왜곡(A2, B2, C2)이 발생하지 않아 FET(Q3; 13)의 오작동이 야기되지 않는다.
As shown in FIG. 6, in the photocoupler method according to the present invention, distortion (A2, B2, C2) does not occur in the V GS of the FET (Q3) 13 due to the absence of the leakage inductance, No malfunction is caused.
이상에서 설명된 본 발명의 포토 커플러를 이용한 절연형 동기정류 전력변환기의 실시예는 예시적인 것에 불과하며 모든 동기정류 전력변환기(Flyback, Forward 등)에 적용 가능하고, 본 발명이 속한 기술분야의 통상의 지식을 가진 자라면 이로부터 다양한 변형 및 균등한 타 실시예가 가능하다는 점을 잘 알 수 있을 것이다. The embodiments of the insulated synchronous rectification power converter using the photocoupler of the present invention described above are merely illustrative and are applicable to all synchronous rectification power converters (Flyback, Forward, etc.) It will be apparent to those skilled in the art that various modifications and equivalent embodiments are possible.
그러므로 본 발명은 상기의 상세한 설명에서 언급되는 형태로만 한정되는 것은 아님을 잘 이해할 수 있을 것이다. 따라서 본 발명의 진정한 기술적 보호 범위는 첨부된 특허청구범위의 기술적 사상에 의해 정해져야 할 것이다. 또한, 본 발명은 첨부된 청구범위에 의해 정의되는 본 발명의 정신과 그 범위 내에 있는 모든 변형물과 균등물 및 대체물을 포함하는 것으로 이해되어야 한다.Therefore, it is to be understood that the present invention is not limited to the above-described embodiments. Accordingly, the true scope of the present invention should be determined by the technical idea of the appended claims. It is also to be understood that the invention includes all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
1 : PWM 장치
11 : FET(Q1)
12 : FET(Q2)
13 : FET(Q3)
30 : 트랜스포머
21 : 제1포토커플러(PC1-A)
22 : 제2포토커플러(PC1-B)1: PWM device
11: FET (Q1)
12: FET (Q2)
13: FET (Q3)
30: Transformer
21: First photo coupler (PC1-A)
22: Second photocoupler (PC1-B)
Claims (3)
상기 PWM 신호를 베이스에서 입력받는 FET(Q1);
상기 FET(Q1)의 VDS 전압 스파이크를 줄이기 위해 상기 PWM 장치와 상기 FET(Q1)에 연결되는 활성 클램프 FET(Q2);
상기 FET(Q1)와 FET(Q2)에 접속되는 트랜스포머;
상기 트랜스포머에 접속되고, 상기 FET(Q1)과의 게이트 신호간에 지연시간(tDEL)을 확보하기 위한 FET(Q3); 및
상기 FET(Q3)의 턴온/턴오프의 지연시간(tDEL) 조절이 가능하여 슛스루(shoot-through) 손실을 감소시킬 수 있도록 상기 PWM 장치와 FET(Q2)의 게이트에 연결된 제1포토커플러(PC1-A)와 상기 트랜스포머와 상기 FET(Q3)의 게이트에 연결된 제2포토커플러(PC1-B)로 구성되되,
상기 FET(Q3)를 구동 시, 상기 제1포토커플러(PC1-A)와 상기 제2포토커플러(PC1-B)에 의해, FET(Q1)과 FET(Q3)의 게이트 신호간에 일정 지연시간(tDEL)을 확보하여, 상기 FET(Q1)이 OFF된 후 FET(Q3)가 ON이 되거나, FET(Q3)가 OFF된 후 FET(Q1)의 ON 동작이 가능한 것을 특징으로 하는 포토 커플러를 이용한 절연형 동기정류 전력변환기.
A PWM device for generating a PWM signal;
An FET Q1 receiving the PWM signal at its base;
An active clamp FET (Q2) coupled to the PWM device and the FET (Q1) to reduce the VDS voltage spike of the FET (Q1);
A transformer connected to the FET (Q1) and the FET (Q2);
An FET Q3 connected to the transformer for securing a delay time tDEL between the gate signal and the FET Q1; And
A first photocoupler (not shown) connected to the gates of the PWM device and the FET (Q2) so that the delay time tDEL of the turn-on / turn-off of the FET Q3 can be adjusted to reduce shoot- PC1-A, a second photo-coupler PC1-B connected to the transformer and the gate of the FET Q3,
When the FET Q3 is driven, a predetermined delay time (for example, between the gate signal of the FET Q1 and the gate of the FET Q3) by the first photocoupler PC1-A and the second photocoupler PC1- and the FET Q1 can be turned ON after the FET Q3 is turned ON or the FET Q3 is turned OFF after the FET Q1 is turned OFF, Type synchronous rectifier power converter.
상기 FET(Q1)의 VDS 전압 스파이크가 감소되면 내압이 낮고, Rds(on)저항이 낮아 전도손실을 줄일 수 있는 것을 특징으로 하는 포토 커플러를 이용한 절연형 동기정류 전력변환기.
The method according to claim 1,
Wherein when the VDS voltage spike of the FET (Q1) is reduced, the breakdown voltage is low and the Rds (on) resistance is low so that the conduction loss can be reduced.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020130038600A KR101420396B1 (en) | 2013-04-09 | 2013-04-09 | Isolated Synchronous Rectifier Power Converter Using Photo Coupler |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020130038600A KR101420396B1 (en) | 2013-04-09 | 2013-04-09 | Isolated Synchronous Rectifier Power Converter Using Photo Coupler |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR101420396B1 true KR101420396B1 (en) | 2014-07-16 |
Family
ID=51742389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020130038600A Active KR101420396B1 (en) | 2013-04-09 | 2013-04-09 | Isolated Synchronous Rectifier Power Converter Using Photo Coupler |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR101420396B1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20210043316A (en) | 2019-10-11 | 2021-04-21 | 쓰리에이로직스(주) | Power isolator having oscillator and system including the power isolator |
| CN114268230A (en) * | 2021-12-09 | 2022-04-01 | 佛山市顺德区美的电子科技有限公司 | Synchronous rectification circuit and control method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07194104A (en) * | 1993-12-27 | 1995-07-28 | Nec Corp | Synchronous rectifier |
| US6373726B1 (en) | 1999-01-28 | 2002-04-16 | Power-One A.G. | Flyback converter with transistorized rectifier controlled by primary side control logic |
| US7362598B2 (en) | 2004-12-17 | 2008-04-22 | Artesyn Technologies, Inc. | Synchronous rectifier gate drive shutdown circuit |
-
2013
- 2013-04-09 KR KR1020130038600A patent/KR101420396B1/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07194104A (en) * | 1993-12-27 | 1995-07-28 | Nec Corp | Synchronous rectifier |
| US6373726B1 (en) | 1999-01-28 | 2002-04-16 | Power-One A.G. | Flyback converter with transistorized rectifier controlled by primary side control logic |
| US7362598B2 (en) | 2004-12-17 | 2008-04-22 | Artesyn Technologies, Inc. | Synchronous rectifier gate drive shutdown circuit |
Non-Patent Citations (2)
| Title |
|---|
| IEEE 논문(제목: Active clamped ZVS forward converter with soft-switched synchronous rectifier for high efficiency, low output voltage applications), 논문발표 2003년 3월 * |
| IEEE 논문(제목: Active clamped ZVS forward converter with soft-switched synchronous rectifier for high efficiency, low output voltage applications), 논문발표 2003년 3월* |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20210043316A (en) | 2019-10-11 | 2021-04-21 | 쓰리에이로직스(주) | Power isolator having oscillator and system including the power isolator |
| CN114268230A (en) * | 2021-12-09 | 2022-04-01 | 佛山市顺德区美的电子科技有限公司 | Synchronous rectification circuit and control method |
| CN114268230B (en) * | 2021-12-09 | 2024-06-18 | 佛山市顺德区美的电子科技有限公司 | Synchronous rectification circuit and control method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7830684B2 (en) | Reverse biasing active snubber | |
| CN101572490B (en) | Zero-voltage switch flyback-type DC-DC power supply conversion device | |
| US6822882B1 (en) | Gate driver with a DC offset bias circuit and a power converter employing the same | |
| US8547711B2 (en) | LLC converter active snubber circuit and method of operation thereof | |
| US9641082B2 (en) | Systems and methods for zero voltage switching in power conversion systems | |
| US11750101B2 (en) | Resonant converter | |
| US7948775B2 (en) | Duty-cycle-controlled half-bridge resonant converter | |
| US20210058002A1 (en) | Active clamping flyback circuit and control method thereof | |
| US9966863B2 (en) | Switching power-supply circuit | |
| KR102650677B1 (en) | Power converter with active clamp | |
| EP3051679A1 (en) | Resonant rectifier apparatus, and resonant rectifier control method and apparatus | |
| CN109980903B (en) | Drive circuit and power supply | |
| US20140146576A1 (en) | Dual gate drive circuit for reducing emi of power converters and control method thereof | |
| US7324355B2 (en) | Dc-DC converter | |
| KR101420396B1 (en) | Isolated Synchronous Rectifier Power Converter Using Photo Coupler | |
| CN107086789B (en) | Secondary control quasi-resonance switching power supply converter | |
| CN113809926A (en) | Synchronous rectification control circuit | |
| US20110199802A1 (en) | Single ended power converters operating over 50% duty cycle | |
| US8760897B2 (en) | DC-AC converter and conversion circuit | |
| CN202550865U (en) | Flyback synchronous rectification drive circuit suitable for power supply module | |
| SE0100225D0 (en) | An arrangement for demagnetizing a transformer | |
| Liu et al. | Design of auxiliary power supply for high voltage power electronics devices | |
| EP2680423B1 (en) | Synchronous rectification device and synchronous rectification power supply | |
| CN216056818U (en) | Synchronous rectification control circuit | |
| WO2018157458A1 (en) | Voltage absorption circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 20130409 |
|
| PA0201 | Request for examination | ||
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20140214 Patent event code: PE09021S01D |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20140621 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20140710 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20140711 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| FPAY | Annual fee payment |
Payment date: 20180627 Year of fee payment: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20180627 Start annual number: 5 End annual number: 5 |
|
| FPAY | Annual fee payment |
Payment date: 20190620 Year of fee payment: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20190620 Start annual number: 6 End annual number: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20200703 Start annual number: 7 End annual number: 7 |
|
| PR1001 | Payment of annual fee |
Payment date: 20230704 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20240702 Start annual number: 11 End annual number: 11 |
|
| PR1001 | Payment of annual fee |
Payment date: 20250702 Start annual number: 12 End annual number: 12 |