KR100649700B1 - How to read data from WLAN module with Marvell chipset - Google Patents

Abstract

In a method of reading data when a weight signal is not available in a WLAN module having a Marvell chipset, a command response to be read from the SQU command read base address low register and the SQU command lead base address high register of the chipset A first step of reading each of the lower and upper addresses of a; A second step of writing the lower and upper addresses of the command response read in the first step into a read base address low register and a read base address high register of the chipset, respectively; Reads the lower 2 bytes from the I / O GB register of the chipset according to the lower address written in the second step, and reads the lower 2 bytes from the Io Zubi register of the chipset according to the upper address written in the second step A third step of reading the upper two bytes; And a fourth step of adding 4 to the lower address read in the first step and writing the result in the read base address row register, and repeating the third step according to the newly written lower address value. A method of reading data from a WLAN module is disclosed.

Description

METHOOD OF READING DATA IN WIRELESS LAN MODUL COMPRISING MARVELL CHIPSET

1 is a block diagram showing a connection structure of a WLAN module having a conventional MSM6500 chipset and Marvell chipset.

2 (a) and 2 (b) show the data read when the data read normally and the weight signal are not connected.

3 is a flowchart illustrating a method of reading a command response according to the present invention.

4 is a flowchart illustrating a method of reading a received data packet according to the present invention.

* Explanation of symbols for main parts of drawings *

10: MSM6500 20: WLAN module with Marvell chipset

The present invention relates to a method of reading data from a wireless LAN module using Marvell's wireless LAN chipset (hereinafter referred to as 'Marvell chipset'), and more specifically, to a weight of a wireless LAN module employing a Marvell chipset. The present invention relates to a method of reading data from a wireless LAN module having a Marvell chipset, in which a data reading operation can be normally performed even when a signal is not available.

Recently, Wireless Local Area Network (WLAN), which is attracting attention as the next generation wired / wireless integrated technology, is emerging as a key issue in the next communication market, and the development of WLAN technology is expected to bring about qualitative changes in the IT industry. In particular, the wireless LAN is a mobile terminal such as a notebook computer and a PDA (Personal Digital Assistant) in the form of a terminal, and the area and range of using the wireless LAN are diversified and widened.

The wireless LAN card (wireless LAN module), which is a hardware for using such a wireless LAN, has been externally used by being inserted into a PCI, USB, or PCMCIA slot, but has recently been miniaturized. (For example, PDAs, smartphones, etc.) are changing to an embedded environment. In particular, attempts are being made by cell phone manufacturers to equip their cell phones with wireless LANs for various purposes. To this end, there is a demand for a technology for controlling a wireless LAN module in a mobile phone using MSM6500 of Qualcomm, a representative mobile phone processor.

The MSM6500 provides two external bus interfaces (EBI). One external bus interface is used for SDRAM and the other external bus interface is used to connect various external devices. The WLAN module having the Marvell chipset is connected to the external bus interface used to connect the external devices in a connection structure as shown in FIG. 1.

As indicated by reference numeral '21' in FIG. 1, an external bus interface used to connect an external device of the MSM6500 10 is used to process a wait signal output from a WLAN module 20 having a Marvell chipset. No pin The Marvell chipset is a chipset manufactured by Marvell for the process of the WLAN module, and there are various kinds of chipsets having serial numbers such as 8305, 8381, and 8385.

This weight signal is generally used when the host system requests a peripheral device to read or write, and the peripheral device notifies the host when it cannot respond before a predetermined time. This is the signal used. In this case, the MSM6500 10 is a host, and the WLAN module 20 having the Marvell chipset is a peripheral device. Therefore, if the wireless LAN module 20 having the Marvell chipset does not complete the operation within a predetermined time, the weight signal should be used to inform the MSM6500 (10), but the MSM6500 does not have a pin that can receive the weight signal. At the predetermined time, the read or write operation is terminated.

The inventors of the present invention have confirmed the operation of the weight signal through research and development of the bus module 20 having the Marvell chipsets 8305, 8381, and 8385. As a result, the weight signal is not used in the write operation. It is confirmed that it is used. That is, the weight signal is not connected to the MSM6500, and as shown in FIG. 2, data read periodically in the read operation is confirmed to be lost.

FIG. 2 (a) shows data read when normal operation is performed, and FIG. 2 (b) reads the same data as shown in FIG. 2 (a) when the weight signal is not connected. The data is shown. Comparing FIG. 2A with FIG. 2B, when the weight signal is not connected, two bytes of data are read incorrectly every 32 bytes from the 33rd data. Values older than 32 bytes will be read. For example, as shown in (a) of FIG. 2, the values that should be normally read at 32 and 33 (0021) are 33 and 38, but when the weight signal is not connected, FIG. As indicated by the reference numeral 'E1', a problem occurs in which 05 and 3F at 00 and 01 are read. In this way, when the weight signal is not connected, at 64 and 65 (E2), the values corresponding to 32 and 33 are read in the case of normal operation, and an error in which data is incorrectly read in the same pattern is repeated.

The present invention has been made to solve the above-mentioned problems of the prior art, an object of the present invention is a wireless LAN module having a Marvell chipset that can normally read data even when using a processor that can not use the weight signal, such as MSM6500 To provide a way to read the data.

As a technical configuration for achieving the above object, the present invention,

In a method of reading data when the weight signal is not available in a WLAN module having a Marvell chipset,

In the SQU Command Read Base Address Low register and the SQU Command Read Base Address High register of the chipset, the lower / lower of the Command Response to be read. A first step of reading each upper address;

A second step of writing the lower / higher addresses of the command response read in the first step into a read base address low register and a read base address high register of the chipset, respectively;

Reads the lower 2 bytes from the I / O GB register of the chipset according to the lower address written in the second step, and reads the lower 2 bytes from the Io Zubi register of the chipset according to the upper address recorded in the second step. A third step of reading the upper two bytes; And

And a fourth step of repeating the third step according to the newly written lower address value by adding 4 to the lower address read in the first step and writing to the read base address row register. It provides a way to read data from the LAN module.

In this method, the fourth step is repeated until all the command responses to be read are read.

The present invention also provides a method of reading data when a weight signal is not available in a WLAN module having a Marvell chipset.

In the SQU Read Base Address Low register and the SQU Read Base Address High register of the chipset, a lower / higher address of a rx data packet to be read. First step of reading each;

A second step of writing a lower / higher address of the received data packet read in the first step into a read base address low register and a read base address high register of the chipset, respectively;

Reads the lower 2 bytes from the I / O GB register of the chipset according to the lower address written in the second step, and reads the lower 2 bytes from the Io Zubi register of the chipset according to the upper address recorded in the second step. A third step of reading the upper two bytes; And

And a fourth step of repeating the third step according to the newly written lower address value by adding 4 to the lower address read in the first step and writing to the read base address row register. Provides a way to read data from the LAN module.

In this method, the fourth step is repeated until all the received data packets to be read are read out.

Marvell chipsets have some functional differences according to types such as 8305, 8381, and 8385, but they provide various paths for reading command response and rx date packet from internal memory. . In general, a command register is used as a path for reading a command response, and an I / O register is used as a path for reading a received data packet. This general method of reading data represents the problem of the prior art described above when the weight signal is not available.

There is a method of using the I / O GB register as a path through which the internal memory can be read separately from the command register and the IO register. This Io Jubi register is a register that is not normally used.

The inventors of the present invention have researched and developed a mother module having a Marvell chipset, and when reading data through the Io Zubi register of the Marvell chipset, the data can be read normally even when the weight signal is not available. I found a way to read data through the Marvell chipset's Io Zubi register.

Hereinafter, with reference to the accompanying drawings, a method of reading data in a WLAN module having a Marvell chipset according to the present invention will be described in more detail.

3 is a flowchart illustrating a method of reading a command response according to the present invention.

First, the SQU Command Read Base Address Low register value of the Marvell chipset is read (S31), and the SQU Command Read Base Address High register value is read (SQU Command Read Base Address Low). S32). The SQU command read base address row register is a register for recording a lower address of a command response to be read, and the SQU command read base address high register is a register for recording a high address of a command response to be read. In other words, this process reads the lower / higher addresses of the command response that you want to read. At this time, the low / high address of the command response read may be temporarily stored in a variable in the program.

Next, the value read from the SQU command read base address low register is written to the Read Base Address Low register of the Marvell chipset, and the value read from the SQU command read base address high register is marveled. The chip is written to the read base address high register of the chipset (S33).

Next, the lower two bytes are read from the I / O GB register of the chipset according to the lower address written in the read base address row register, and the lower two bytes are read according to the upper address written in the read base address high register. The upper two bytes are read from the Io Zubi register of the chipset (S34).

The I / O Zambi register is a register in which a command response to be read is recorded. In the present invention, data is sequentially read out by the upper two bytes and the lower two bytes while changing the address.

To this end, it is checked whether the read is completed next (S35), and if the command response to be read is not received, adding 4 to the lower address (S46) and newly writing to the read base address row register. The read operation of the Io-Jumby register is performed according to the newly written lower address value. This operation is performed repeatedly until all command responses to be read are read. For example, if a total of 20 bytes of command response should be received, the process of reading the Io Zubi register indicated by S34 in FIG. 3 is repeated five times in total.

4 is a flowchart illustrating a method of reading a received data packet according to the present invention.

First, the SQU Read Base Address Low register value of the Marvell chipset is read (S41), and the SQU Read Base Address High register value is read (S42). The SQU read base address row register is a register that records a lower address of a received data packet to be read, and the SQU read base address high register is a register that records an upper address of a received data packet to be read. In other words, this process reads the lower and upper addresses of the received data packet to be read. At this time, the low / high address of the received data packet read may be temporarily stored in a variable on the program.

Next, the value read from the SQU lead base address low register is written to the Read Base Address Low register of the Marvell chipset, and the value read from the SQU read base address high register is written to the Marvell chipset. Write to the read base address high register (S43).

Next, the lower two bytes are read from the I / O GB register of the chipset according to the lower address written in the read base address row register, and the lower two bytes are read according to the upper address written in the read base address high register. The upper two bytes are read from the Io Zubi register of the chipset (S44).

The Io Jubi register is a register in which received data packets to be read are recorded. In the present invention, data is sequentially read out by the upper two bytes and the lower two bytes while changing the address.

To this end, it is checked whether the read is completed next (S45), and if not all received data packets to be read are received, 4 is added to the lower address (S46) and newly written to the read base address row register. And reads the Io Zumby register according to the newly written lower address value. This operation is repeatedly performed until all the received data packets to be read are read. For example, if a total of 2 kilobyte command responses are to be received, the process of reading the Io Zumby register indicated by S44 in FIG. 4 is repeated 500 times in total.

The inventors of the present invention have a problem that the method of reading the command response and the received data packet using the Io Zubi register as described above does not receive the weight signal as shown in FIG. It was confirmed that the normal data as shown in FIG. 2 (a) can be read.

As described above, according to the present invention, even when using a processor that cannot use the weight signal, such as the MSM6500, the WLAN module having the Marvell chipset can normally read data.

Claims (4)

In a method of reading data when the weight signal is not available in a WLAN module having a Marvell chipset, In the SQU Command Read Base Address Low register and the SQU Command Read Base Address High register of the chipset, the lower / lower of the Command Response to be read. A first step of reading each upper address; A second step of writing the lower / higher addresses of the command response read in the first step into a read base address low register and a read base address high register of the chipset, respectively; Reads the lower 2 bytes from the I / O GB register of the chipset according to the lower address written in the second step, and reads the lower 2 bytes from the Io Zubi register of the chipset according to the upper address recorded in the second step. A third step of reading the upper two bytes; And And a fourth step of repeating the third step according to the newly written lower address value by adding 4 to the lower address read in the first step and writing to the read base address row register. How to read data from LAN module. The method of claim 1, And the fourth step is repeated until all the command responses to be read are read. In a method of reading data when the weight signal is not available in a WLAN module having a Marvell chipset, In the SQU Read Base Address Low register and the SQU Read Base Address High register of the chipset, a lower / higher address of a rx data packet to be read. First step of reading each; A second step of writing a lower / higher address of the received data packet read in the first step into a read base address low register and a read base address high register of the chipset, respectively; Reads the lower 2 bytes from the I / O GB register of the chipset according to the lower address written in the second step, and reads the lower 2 bytes from the Io Zubi register of the chipset according to the upper address recorded in the second step. A third step of reading the upper two bytes; And And a fourth step of repeating the third step according to the newly written lower address value by adding 4 to the lower address read in the first step and writing to the read base address row register. How to read data from LAN module. The method of claim 3, The fourth step is a method of reading data from a WLAN module with a Marvell chipset, it characterized in that it is repeated until all the received data packets to be read.

Images