KR100291181B1 - Method for forming FeRAM - Google Patents
Method for forming FeRAM Download PDFInfo
- Publication number
- KR100291181B1 KR100291181B1 KR1019970075075A KR19970075075A KR100291181B1 KR 100291181 B1 KR100291181 B1 KR 100291181B1 KR 1019970075075 A KR1019970075075 A KR 1019970075075A KR 19970075075 A KR19970075075 A KR 19970075075A KR 100291181 B1 KR100291181 B1 KR 100291181B1
- Authority
- KR
- South Korea
- Prior art keywords
- ferroelectric
- film
- thin film
- capacitor
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/682—Capacitors having no potential barriers having dielectrics comprising perovskite structures
Landscapes
- Semiconductor Memories (AREA)
Abstract
Description
본 발명은 반도체 장치 제조 방법에 관한 것으로, 특히 강유전체 메모리 소자 제조 방법에 관한 것이다.BACKGROUND OF THE
강유전체는 상온에서 유전상수가 크고, 안정한 잔류분극(remanent polarization) 특성이 있어, 강유전체를 박막화하여 비휘발성(nonviolation) 메모리 소자로의 응용이 실현되고 있다. 강유전체 박막을 비휘발성 메모리 소자로 사용하는 경우 가해주는 전기장의 방향으로 분극의 방향을 조절하여 신호를 입력하고, 전기장을 제거하였을 때 남아있는 잔류분극의 방향에 의해 디지털 신호(digital) 1과 0을 저장하게 되는 원리를 이용하는 것이다.Ferroelectrics have a large dielectric constant at room temperature and have stable residual polarization characteristics. Applications of the ferroelectrics have been realized by making the ferroelectrics thin and non-volatile memory devices. When using a ferroelectric thin film as a nonvolatile memory device, the signal is input by adjusting the direction of polarization in the direction of an electric field applied to the ferroelectric thin film, and the
이하, 종래 기술에 따른 강유전체 메모리 소자 제조 공정 단면도인 도 1을 참조하여 종래 기술을 설명한다.Hereinafter, a conventional technology will be described with reference to FIG. 1, which is a cross-sectional view of a ferroelectric memory device manufacturing process according to the related art.
도 1에 도시한 바와 같이 반도체 기판(10) 상에 형성된 층간절연막(14, 16)을 선택적으로 식각하여 콘택홀을 형성하고, 콘택홀을 통하여 반도체 기판(10)과 연결되는 폴리실리콘 플러그(17)를 형성한 후, 장벽금속막으로 티타늄막(18) 및 티타늄 나이트라이드막(19)을 형성한 다음, 하부전극을 형성하기 위하여 백금(Pt)막(20)을 형성하고, 백금(Pt)막(20), 티타늄 나이트라이드막(19) 및 티타늄막(18)을 선택적으로 식각하여 하부전극 패턴을 형성한다. 이어서, 하부전극 상에 강유전체 박막(21)을 형성하고 선택적으로 식각하여 패턴을 형성한 후, 보호산화막(22,23)을 형성하고 선택적으로 식각하여 강유전체 박막(21)을 노출시킨다. 다음으로, 백금막(24)을 형성하고 선택적으로 식각하여 노출된 강유전체막(21)과 접하는 상부전극을 형성한다. 이후 층간절연막을 형성하여 평탄화시킨다. 도1에서 미설명 도면부호‘11'은 필드산화막,‘12'는 게이트 산화막, '13'은 게이트 전극, ‘15'는 비트라인을 각각 나타낸다.As shown in FIG. 1, the
상기와 같이 이루어지는 종래의 강유전체 캐패시터 형성 공정은, 이후에 층간절연막을 형성하여 평탄화시키는 공정에서 발생하는 수소가 강유전 박막의 표면에 흡입되어 H2O를 형성함으로써 강유전체 박막의 조성이 변화되어 화학정량(stoichiometric)을 만족하지 못하게 된다. 따라서, 유전막에 전기적인 펄스(pulse)를 인가하여 캐패시터가 일정한 잔류분극 값을 유지하지 못하는 등의 특성의 저하가 일어나는 문제점이 있다.In the conventional ferroelectric capacitor forming process as described above, hydrogen generated in the process of forming and planarizing the interlayer insulating film is sucked into the surface of the ferroelectric thin film to form H 2 O to change the composition of the ferroelectric thin film so that the chemical The stoichiometric is not satisfied. Therefore, there is a problem in that the deterioration of the characteristics such as the capacitor does not maintain a constant residual polarization value by applying an electrical pulse (pulse) to the dielectric film.
상기와 같은 문제점을 해결하기 위한 본 발명은 층간절연막 형성시 발생하는 수소가 강유전체 박막으로 흡입되는 것을 방지하여 강유전 특성 저하를 방지할 수 있는 강유전체 캐패시터 형성 방법을 제공하는데 그 목적이 있다.An object of the present invention to solve the above problems is to provide a method of forming a ferroelectric capacitor that can prevent the hydrogen generated when forming the interlayer insulating film is sucked into the ferroelectric thin film to prevent degradation of the ferroelectric properties.
도 1은 종래 기술에 따른 강유전체 메모리 소자 제조 공정 단면도,1 is a cross-sectional view of a ferroelectric memory device manufacturing process according to the prior art;
도 2a 내지 도 2c는 본 발명의 일실시예에 따른 강유전체 메모리 소자 제조 공정 단면도.2A to 2C are cross-sectional views of a ferroelectric memory device fabrication process according to an embodiment of the present invention.
* 도면의 주요 부분에 대한 설명* Description of the main parts of the drawing
30: 반도체 기판 31: 필드산화막30: semiconductor substrate 31: field oxide film
32: 게이트 산화막 33: 게이트 전극32: gate oxide film 33: gate electrode
34, 36: 층간절연막 37: 폴리실리콘 플러그34, 36: interlayer insulating film 37: polysilicon plug
38: 티타늄막 39: 티타늄 나이트라이드막38: titanium film 39: titanium nitride film
40, 44: 백금막 41: PbBi2Ta2O9막40, 44: platinum film 41: PbBi 2 Ta 2 O 9 film
42: SrBi2-xTa2O9-x막 43: 보호산화막42: SrBi 2-x Ta 2 O 9-x film 43: protective oxide film
상기 목적을 달성하기 위한 본 발명은, 반도체 기판 상부에 캐패시터 하부전극을 형성하는 단계; 상기 하부전극 상에 PbBi2Ta2O9캐패시터 강유전체막을 형성하는 단계; 캐패시터 상부전극과 접하지 않는 상기 PbBi2Ta2O9캐패시터 강유전체막 표면 및 측면을 덮는 강유전체 보호막을 형성하되, 상기 강유전체 보호막을 500 ℃ 내지 700 ℃ 온도에서 열처리하여 형성하는 단계; 및 상기 PbBi2Ta2O9캐패시터 강유전체막과 접하는 캐패시터 상부전극을 형성하는 단계를 포함하는 강유전체 메모리 소자 제조 방법을 제공한다.The present invention for achieving the above object, the step of forming a capacitor lower electrode on the semiconductor substrate; Forming a PbBi 2 Ta 2 O 9 capacitor ferroelectric film on the lower electrode; Forming a ferroelectric protective film covering the surface and side surfaces of the PbBi 2 Ta 2 O 9 capacitor ferroelectric film which is not in contact with the capacitor upper electrode, wherein the ferroelectric protective film is formed by heat treatment at a temperature of 500 ° C. to 700 ° C .; And forming a capacitor upper electrode in contact with the PbBi 2 Ta 2 O 9 capacitor ferroelectric layer.
본 발명은 강유전체막을 SrBi2-xTa2O9-x(x는, 0 < x < 2)막으로 보호하여 층간절연막 형성 공정시 발생하는 수소가 강유전체막으로 흡입되는 것을 방지하는 방법이다.The present invention is a method of protecting a ferroelectric film with an SrBi 2-x Ta 2 O 9-x (x is 0 <x <2) film to prevent hydrogen generated during the interlayer insulating film forming process from being sucked into the ferroelectric film.
이하, 본 발명의 일실시예에 따른 강유전체 메모리 소자 제조 공정 단면도인 도 2a 내지 도 2c를 참조하여 본 발명의 일실시예를 설명한다.Hereinafter, an embodiment of the present invention will be described with reference to FIGS. 2A to 2C which are cross-sectional views of a ferroelectric memory device manufacturing process according to an embodiment of the present invention.
먼저, 도 2a에 도시한 바와 같이 반도체 기판(30) 상에 형성된 층간절연막(34, 36)을 선택적으로 식각하여 콘택홀을 형성하고, 폴리실리콘막을 형성한 후 화학기계적연마(chemical mechanical polishing)를 실시하여, 콘택홀을 통하여 반도체 기판(30)과 연결되는 폴리실리콘 플러그(37)를 형성한 후, 장벽금속막으로 티타늄막(38) 및 티타늄 나이트라이드막(39)을 형성한다. 이어서, 하부전극을 형성하기 위하여 백금(Pt)막(40)을 형성하고, 반도체 기판(10) 상에 스핀 코팅(spin coating), 유기금속화학기상증착법, 스퍼터링(sputtering) 방법 또는 LSMCD(liquid source mixed chemical deposition) 방법으로 1000 Å 내지 2000 Å 두께의 PbBi2Ta2O9박막(41)을 형성한 후, PbBi2Ta2O9박막(41), 백금(Pt)막(40), 티타늄 나이트라이드막(39) 및 티타늄막(38)을 선택적으로 식각하여 패턴을 형성한다.First, as shown in FIG. 2A, contact holes are formed by selectively etching the
다음으로, 도 2b에 도시한 바와 같이, 캐패시터 형성이 완료된 후 층간절연막을 형성하여 평탄화하는 과정에서 PbBi2Ta2O9막(41)으로 수소가 침투하는 것을 방지하기 위하여, 반도체 기판(30)상에 졸겔(sol-gel), 유기금속화학기상증착법, 또는 LSMCD 방법으로 SrBi2-xTa2O9-x막(42)을 500 Å 내지 1000 Å 두께로 형성하여 PbBi2Ta2O9박막(41)을 감싸도록 한다. SrBi2-xTa2O9-x막 형성시 열처리(annealing) 온도는 500 ℃ 내지 700 ℃가 되도록하여 PbBi2Ta2O9막이 휘발되는 것을 방지한다. 상기 온도 범위에서 SrBi2-xTa2O9-x막을 열처리하면 SrBi2-xTa2O9-x막은 완전히 결정화되지 않고 비정질과 결정질이 함께 있는 상태가 된다.Next, as shown in FIG. 2B, in order to prevent hydrogen from penetrating into the PbBi 2 Ta 2 O 9
다음으로, 도 2c에 도시한 바와 같이 SrBi2-xTa2O9-x막(42) 상에 보호산화막(43)을 형성하고, 보호산화막(43) 및 SrBi2-xTa2O9-x막(42)을 식각하여 PbBi2Ta2O9박막(41)을 노출시킨다. 다음으로, 백금막(44)을 형성하고 선택적으로 식각하여 노출된 PbBi2Ta2O9박막(41)과 접하는 상부전극을 형성한다. 도2a 내지 도2b에서 미설명 도면부호‘31'은 필드산화막,‘32'는 게이트 산화막, '33'은 게이트 전극, '35'는 비트라인을 각각 나타낸다.Next, as shown in FIG. 2C, a
이상에서 설명한 본 발명은 전술한 실시예 및 첨부된 도면에 의해 한정되는것이 아니고, 본 발명의 기술적 사상을 벗어나지 않는 범위 내에서 여러 가지 치환, 변형 및 변경이 가능하다는 것이 본 발명이 속하는 기술 분야에서 통상의 지식을 가진 자에게 있어 명백할 것이다.The present invention described above is not limited to the above-described embodiments and the accompanying drawings, and various substitutions, modifications, and changes are possible in the technical field of the present invention without departing from the technical spirit of the present invention. It will be clear to those of ordinary knowledge.
상기와 같이 이루어지는 본 발명은 강유전체막을 SrBi2-xTa2O9-x막으로 보호함으로써, 층간절연막 형성 공정시 발생하는 수소가 캐패시터의 강유전체막으로 흡입되는 것을 방지하는 방법으로, 강유전체 박막이 일정한 잔류분극을 비교적 장시간 유지할 수 있도록하여 강유전체 캐패시터의 특성을 향상시키는 것이 가능하다.The present invention made as described above is a method of protecting the ferroelectric film with the SrBi 2-x Ta 2 O 9-x film to prevent hydrogen generated during the interlayer insulating film forming process from being sucked into the ferroelectric film of the capacitor. It is possible to improve the characteristics of the ferroelectric capacitor by allowing the residual polarization to be maintained for a relatively long time.
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970075075A KR100291181B1 (en) | 1997-12-27 | 1997-12-27 | Method for forming FeRAM |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019970075075A KR100291181B1 (en) | 1997-12-27 | 1997-12-27 | Method for forming FeRAM |
Publications (2)
Publication Number | Publication Date |
---|---|
KR19990055163A KR19990055163A (en) | 1999-07-15 |
KR100291181B1 true KR100291181B1 (en) | 2001-07-12 |
Family
ID=37525985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019970075075A Expired - Fee Related KR100291181B1 (en) | 1997-12-27 | 1997-12-27 | Method for forming FeRAM |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100291181B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100402943B1 (en) * | 2000-06-19 | 2003-10-30 | 주식회사 하이닉스반도체 | High dielectric capacitor and a method of manufacturing the same |
JP4132936B2 (en) * | 2002-04-16 | 2008-08-13 | 富士通株式会社 | Manufacturing method of semiconductor device |
US10553673B2 (en) | 2017-12-27 | 2020-02-04 | Micron Technology, Inc. | Methods used in forming at least a portion of at least one conductive capacitor electrode of a capacitor that comprises a pair of conductive capacitor electrodes having a capacitor insulator there-between and methods of forming a capacitor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR920022499A (en) * | 1991-05-08 | 1992-12-19 | 프레데릭 얀 스미트 | Semiconductor device comprising capacitor with ferroelectric and manufacturing method thereof |
JPH0964309A (en) * | 1995-08-30 | 1997-03-07 | Sharp Corp | Semiconductor memory device and method of manufacturing the device |
-
1997
- 1997-12-27 KR KR1019970075075A patent/KR100291181B1/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR920022499A (en) * | 1991-05-08 | 1992-12-19 | 프레데릭 얀 스미트 | Semiconductor device comprising capacitor with ferroelectric and manufacturing method thereof |
JPH0964309A (en) * | 1995-08-30 | 1997-03-07 | Sharp Corp | Semiconductor memory device and method of manufacturing the device |
Also Published As
Publication number | Publication date |
---|---|
KR19990055163A (en) | 1999-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100775721B1 (en) | Capacitor and method of manufacturing the same | |
KR100436058B1 (en) | How to Form Ferroelectric Capacitors | |
KR100458084B1 (en) | Ferroelectric Capacitor Formation Method with Lower Electrode with Reduced Leakage Current | |
KR20010062806A (en) | Process for producing a structured metal oxide-containing layer | |
US20010051381A1 (en) | Method for manufacturing a ferroelectric memory | |
KR100293720B1 (en) | Capacitor Formation Method of Semiconductor Device | |
KR100291181B1 (en) | Method for forming FeRAM | |
KR100333667B1 (en) | Method for fabricating capacitor of ferroelectric random access memory device | |
KR100326255B1 (en) | FeRAM having iridium and iridium oxide stacked layer as capacitor contact diffusion barrier and method for forming the same | |
KR19980060528A (en) | Capacitor Manufacturing Method of Semiconductor Device | |
KR100326242B1 (en) | A method for forming capacitor in semiconductor device | |
KR100545702B1 (en) | Capacitor diffusion barrier film formation of ferroelectric memory device | |
KR100477835B1 (en) | Ferroelectric Capacitor Formation Method | |
KR100329760B1 (en) | METHOD FOR FORMING FERAM HAVING NbSiN AS BARRIER LAYER | |
KR20030039893A (en) | Capacitor in semiconductor device and the method for fabricating thereof | |
KR100321690B1 (en) | Method for forming capacitor of ferroelectric random access memory device | |
KR100326243B1 (en) | A method for forming capacitor in semiconductor device | |
KR100600054B1 (en) | Method for manufacturing ferroelectric memory device capable of preventing oxidation of polysilicon plug according to ferroelectric crystallization process | |
KR100573835B1 (en) | Ferroelectric Capacitor Method Using Tantalum Niobium Nitride Hard Mask | |
KR100349689B1 (en) | Method for manufacturing ferroelectric memory device | |
KR100326239B1 (en) | Method for fabricating capacitor in semiconductor device | |
KR100296916B1 (en) | Capacitor Formation Method of Semiconductor Device | |
KR20010004364A (en) | Method for forming semiconductor memory device capable of preventing layer lifting | |
KR19990055182A (en) | How to Form Ferroelectric Capacitors | |
KR20020002613A (en) | Semiconductor memory device capable of preventing contact resistance increment and film lifting and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
A201 | Request for examination | ||
PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
D14-X000 | Search report completed |
St.27 status event code: A-1-2-D10-D14-srh-X000 |
|
E902 | Notification of reason for refusal | ||
PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
E701 | Decision to grant or registration of patent right | ||
PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
GRNT | Written decision to grant | ||
PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-PN2301 St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 5 |
|
PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 6 |
|
PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 7 |
|
PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 8 |
|
FPAY | Annual fee payment |
Payment date: 20090223 Year of fee payment: 9 |
|
PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 9 |
|
LAPS | Lapse due to unpaid annual fee | ||
PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20100309 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20100309 |
|
PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-PN2301 St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-PN2301 St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R13-asn-PN2301 St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |