[go: up one dir, main page]

KR100251656B1 - Transverse electric field liquid crystal display device - Google Patents

Transverse electric field liquid crystal display device Download PDF

Info

Publication number
KR100251656B1
KR100251656B1 KR1019970036571A KR19970036571A KR100251656B1 KR 100251656 B1 KR100251656 B1 KR 100251656B1 KR 1019970036571 A KR1019970036571 A KR 1019970036571A KR 19970036571 A KR19970036571 A KR 19970036571A KR 100251656 B1 KR100251656 B1 KR 100251656B1
Authority
KR
South Korea
Prior art keywords
liquid crystal
electrode
electric field
crystal display
transverse electric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019970036571A
Other languages
Korean (ko)
Other versions
KR19990012989A (en
Inventor
최재범
Original Assignee
구본준
엘지.필립스엘시디주식회사
론 위라하디락사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구본준, 엘지.필립스엘시디주식회사, 론 위라하디락사 filed Critical 구본준
Priority to KR1019970036571A priority Critical patent/KR100251656B1/en
Publication of KR19990012989A publication Critical patent/KR19990012989A/en
Application granted granted Critical
Publication of KR100251656B1 publication Critical patent/KR100251656B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134363Electrodes characterised by their geometrical arrangement for applying an electric field parallel to the substrate, i.e. in-plane switching [IPS]
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136204Arrangements to prevent high voltage or static electricity failures
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Liquid Crystal (AREA)
  • Geometry (AREA)
  • Thin Film Transistor (AREA)

Abstract

PURPOSE: An in plane switching mode LCD is provided to enable an electric current to flow regularly in case a power supply of a data electrode is suspended by forming a semiconductor layer between common wiring and a data electrode. CONSTITUTION: A gate insulation film(130) is formed on common wiring(119) and a-Si layer(131), n-plus layer(132) and a data electrode(120) are formed on the gate insulation film in order. Common wiring is made with depositing and etching Al, Ta, Mo, Cr through a sputtering method. The gate insulation film(130) is made with depositing an inorganic substance on a whole substrate through a CVD method. The a-Si layer(131) and the n-plus layer(132) are made with etching an amorphous silicon(a-Si) and n-plus a-Si and are formed in a whole area under a data electrode.

Description

횡전계방식 액정표시소자Transverse electric field liquid crystal display device

본 발명은 횡전계방식 액정표시소자에 관한 것으로, 특히 데이터전극을 따라 단선방지층을 형성한 횡전계방식 액정표시소자에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a transverse electric field liquid crystal display device, and more particularly to a transverse electric field liquid crystal display device in which a disconnection prevention layer is formed along a data electrode.

휴대용 텔레비젼이나 노트북 컴퓨터에 많이 사용되는 박막트랜지스터 액정표시장치(TFT LCD)에서 대면적화가 강력하게 요구되고 있지만, 상기한 TFT LCD에는 시야각에 따라 콘트라스트비가 변하는 문제가 있었다. 이러한 문제를 해결하기 위해, 광보상판이 장착된 트위스트네마틱(twisted nematic) 액정표시장치, 멀티도메인(multi-domain) 액정표시장치 등과 같은 여러가지 액정표시장치가 제안되고 있지만, 이러한 여러가지 액정표시장치로는 시야각에 따라 콘트라스트비의 저하와 색상이 변하는 문제를 해결하기 힘든 실정이다.In the TFT LCD, which is widely used in portable televisions and notebook computers, a large area is strongly demanded. However, the above-described TFT LCDs have a problem in that the contrast ratio changes depending on the viewing angle. In order to solve this problem, various liquid crystal display devices such as a twisted nematic liquid crystal display device equipped with an optical compensation plate and a multi-domain liquid crystal display device have been proposed. It is difficult to solve the problem of lowering the contrast ratio and changing color depending on the viewing angle.

광시야각을 실현하기 위해 제안되는 다른 방식의 액정표시장치인 횡전계방식(in plane switching mode)의 액정표시장치가 JAPAN DISPLAY 92 P547, 일본특허 특개평 7-36058, 일본특허 특개평 7-225538, ASIA DISPALY 95 P107 등에 제안되고 있다.Another type of liquid crystal display device that is proposed to realize a wide viewing angle is a liquid crystal display device of the in plane switching mode (JAPAN DISPLAY 92 P547, Japanese Patent Laid-Open No. 7-36058, Japanese Patent Laid-Open No. 7-225538, It is proposed to ASIA DISPALY 95 P107.

도 1a는 종래 횡전계방식 액정표시장치의 한 화소를 평면상에 나타낸 도면으로서, 기판 위에 배열되어 화소영역을 정의하는 게이트배선(13) 및 데이터배선(10)과, 상기한 게이트배선(13)과 평행하게 화소내에 배열된 공통배선(19)과, 상기한 게이트배선(13)과 데이터배선(10)의 교차점에 배치된 박막트랜지스터와, 상기한 화소내에 데이터배선(10)과 대략 평행하게 배열된 데이터전극(20) 및 공통전극(15)으로 구성된다. 또한, 박막트랜지스터는 기판 위에 형성되어 게이트배선(13)과 접속되는 게이트전극(12)과, 상기한 게이트전극(12) 위에 적층된 게이트절연막(도 1b의 30)과, 상기한 게이트절연막 위에 형성된 반도체층(17)과, 상기한 반도체층(17) 위에 형성되어 데이터배선(10)과 데이터전극(20)에 각각 접속되는 소스전극(11) 및 드레인전극(16)으로 구성된다. 화소내의 공통전극(15)은 기판 위에 형성되어 공통배선(19)에 접속되며 데이터전극(20)은 게이트절연막 위에 형성되어 박막트랜지스터의 드레인전극(16)에 접속된다. 박막트랜지스터, 데이터전극(20) 및 게이트절연막 위에는 보호막(미도시)이 적층되어 있으며, 그 위에 제1배향막(미도시)이 도포되고 배향방향이 결정된다.FIG. 1A is a plan view of one pixel of a conventional transverse electric field type liquid crystal display device. The gate wiring 13 and the data wiring 10 arranged on a substrate to define a pixel region, and the gate wiring 13 described above. The common wiring 19 arranged in the pixel in parallel with each other, the thin film transistor arranged at the intersection of the gate wiring 13 and the data wiring 10, and the data wiring 10 in the pixel. The data electrode 20 and the common electrode 15. Further, the thin film transistor is formed on the substrate and connected to the gate wiring 13, the gate insulating film 30 (FIG. 1B) stacked on the gate electrode 12, and the gate insulating film. The semiconductor layer 17 is formed of the source electrode 11 and the drain electrode 16 formed on the semiconductor layer 17 and connected to the data wiring 10 and the data electrode 20, respectively. The common electrode 15 in the pixel is formed on the substrate and connected to the common wiring 19, and the data electrode 20 is formed on the gate insulating film and connected to the drain electrode 16 of the thin film transistor. A protective film (not shown) is stacked on the thin film transistor, the data electrode 20 and the gate insulating film, and a first alignment film (not shown) is coated thereon, and an orientation direction is determined.

또한, 비록 도면으로 나타내지는 않았지만, 상기한 기판과 대응하는 기판에는 상기 박막트랜지스터, 게이트배선, 데이터배선, 공통배선 근처로 빛이 새는 것을 방지하는 차광층이 형성되어 있으며, 그 위에 컬러필터층 및 제2배향막이 형성되어 있다. 또한, 상기한 두 기판 사이에는 액정층이 형성되어 있다.Although not shown in the drawings, a light shielding layer is formed on the substrate corresponding to the substrate to prevent light leakage near the thin film transistor, the gate wiring, the data wiring, and the common wiring. A bi-orientation film is formed. In addition, a liquid crystal layer is formed between the two substrates.

상기한 바와 같이 구성된 횡전계방식 액정표시장치에 있어서, 외부구동회로로부터 전압이 인가되면, 데이터전극(20)과 공통전극(15) 사이에 기판과 평행한 횡전계가 발생한다. 따라서, 액정층 내에 배향된 액정분자가 상기한 횡전계를 따라 회전하게 되며, 그 결과 액정층을 통과하는 빛의 양을 제어하게 된다.In the transverse electric field type liquid crystal display device configured as described above, when a voltage is applied from an external driving circuit, a transverse electric field parallel to the substrate is generated between the data electrode 20 and the common electrode 15. Accordingly, the liquid crystal molecules oriented in the liquid crystal layer rotate along the transverse electric field, thereby controlling the amount of light passing through the liquid crystal layer.

도 1b는 상기한 도 1a의 A-A'선 단면도로서, 도면에 나타내듯이, 공통배선(19) 위에 게이트절연막(30)이 형성되고, 그 위에 데이터전극(20)이 형성되어 있다. 그러나, 도 1c에 나타내듯이, 게이트 테이퍼가 좋지 않을 경우(테이퍼각도가 높거나 또는 역테이퍼시) 게이트절연막의 스텝커버리지(step coverage)가 좋지 않게 되며, 특히 건식에칭시 테이퍼 부근(S)의 취약한 절연막이 더 손상을 받아 후에 증착되는 데이터전극(20)의 스텝커버리지가 나빠져 습식에칭시 단차부에서 단선(open)이 발생할 확률이 매우 높고, 이로 인하여 수율이 떨어진다는 문제점이 있었다.FIG. 1B is a cross-sectional view taken along the line A-A 'of FIG. 1A. As shown in the drawing, the gate insulating film 30 is formed on the common wiring 19, and the data electrode 20 is formed thereon. However, as shown in FIG. 1C, when the gate taper is not good (when the taper angle is high or reverse tapering), the step coverage of the gate insulating film is not good, and particularly, in the case of dry etching, the step coverage is weak. Since the insulating layer is further damaged, the step coverage of the later-deposited data electrode 20 is worsened, and thus, there is a problem in that a break occurs at the stepped portion during wet etching, and thus the yield is decreased.

본 발명은 상기한 종래 기술의 문제점을 해결하기 위한 것으로, 본 발명의 목적은, 공통배선과 데이터전극의 사이에 반도체층을 형성하여 데이터전극의 단선시에 상기 반도체층이 리던던시 역할을 하도록 한 횡전계방식 액정표시소자를 제공하는 것이다.SUMMARY OF THE INVENTION The present invention has been made to solve the above problems of the prior art, and an object of the present invention is to form a semiconductor layer between a common wiring and a data electrode so that the semiconductor layer plays a role of redundancy at the time of disconnection of the data electrode. It is to provide an electric field type liquid crystal display device.

상기한 목적을 달성하기 위하여 본 발명에 따른 횡전계방식 액정표시소자는 기판 위에 배열되어 화소영역을 정의하는 게이트배선 및 데이터배선과, 상기한 게이트배선과 평행하게 화소내에 배열된 공통배선과, 상기한 게이트배선과 데이터배선의 교차점에 배치된 박막트랜지스터와, 상기한 화소내에 데이터배선과 대략 평행하게 배열된 데이터전극 및 공통전극과, 상기한 데이터전극과 상기한 공통배선 사이에 형성된 제1반도체층으로 구성된다. 또한, 박막트랜지스터는 기판 위에 형성되어 게이트배선과 접속되는 게이트전극과, 상기한 게이트전극 위에 적층된 게이트절연막과, 상기한 게이트절연막 위에 형성된 제2반도체층과, 상기한 반도체층 위에 형성되어 데이터배선과 데이터전극에 각각 접속되는 소스전극 및 드레인전극으로 구성된다. 화소내의 공통전극은 기판 위에 형성되어 공통배선에 접속되며 데이터전극은 게이트절연막 위에 형성되어 박막트랜지스터의 드레인전극에 접속된다.In order to achieve the above object, a transverse electric field liquid crystal display device according to the present invention includes a gate wiring and a data wiring arranged on a substrate to define a pixel region, a common wiring arranged in a pixel in parallel with the gate wiring, and A thin film transistor disposed at the intersection of one gate wiring and a data wiring, a data electrode and a common electrode arranged substantially parallel to the data wiring in the pixel, and a first semiconductor layer formed between the data electrode and the common wiring. It consists of. The thin film transistor may include a gate electrode formed on the substrate and connected to the gate wiring, a gate insulating film stacked on the gate electrode, a second semiconductor layer formed on the gate insulating film, and a data wiring formed on the semiconductor layer. And a source electrode and a drain electrode respectively connected to the data electrode. The common electrode in the pixel is formed on the substrate and connected to the common wiring, and the data electrode is formed on the gate insulating film and connected to the drain electrode of the thin film transistor.

도 1a는, 종래 횡전계방식 액정표시소자의 평면도.1A is a plan view of a conventional transverse electric field type liquid crystal display device.

도 1b는, 도 1a의 A-A'선 단면도.FIG. 1B is a cross-sectional view taken along the line AA ′ of FIG. 1A.

도 1c는, 도 1b에서 단선이 일어난 상태의 A-A'선 단면도.FIG. 1C is a cross-sectional view along the line A-A 'in a state in which disconnection occurs in FIG.

도 2a는, 본 발명에 따른 횡전계방식 액정표시소자의 평면도.2A is a plan view of a transverse electric field type liquid crystal display device according to the present invention;

도 2b는, 도 2a의 B-B'선 단면도.FIG. 2B is a cross-sectional view taken along the line BB ′ of FIG. 2A.

- 도면의 주요 부분에 대한 부호의 설명 --Explanation of symbols for the main parts of the drawing-

110 : 데이터배선 111 : 소스전극110: data wiring 111: source electrode

112 : 게이트전극 113 : 게이트배선112: gate electrode 113: gate wiring

115 : 공통전극 116 : 드레인전극115: common electrode 116: drain electrode

117 : 반도체층 119 : 공통배선117: semiconductor layer 119: common wiring

120 : 데이터전극 130 : 게이트절연막120: data electrode 130: gate insulating film

133 : 리던던시(redundancy)133: redundancy

이하, 본 발명의 바람직한 실시예를 도면을 참조하여 상세하게 설명한다.Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the drawings.

도 2a는 본 발명에 따른 횡전계방식 액정표시소자의 한 화소를 평면상에 나타낸 도면으로서, 기판 위에 배열되어 화소영역을 정의하는 게이트배선(113) 및 데이터배선(110)과, 상기한 게이트배선(113)과 평행하게 화소내에 배열된 공통배선(119)과, 상기한 게이트배선(113)과 데이터배선(110)의 교차점에 배치된 박막트랜지스터와, 상기한 화소내에 데이터배선(110)과 대략 평행하게 배열된 데이터전극(120) 및 공통전극(115)과 상기한 데이터전극과 상기한 공통배선 사이에 형성된 리던던시(133)로 구성된다. 또한, 박막트랜지스터는 기판 위에 형성되어 게이트배선(113)과 접속되는 게이트전극(112)과, 상기한 게이트전극(112) 위에 적층된 게이트절연막(미도시)과, 상기한 게이트절연막 위에 형성된 반도체층(117)과, 상기한 반도체층(117) 위에 형성되어 데이터배선(110)과 데이터전극(120)에 각각 접속되는 소스전극(111) 및 드레인전극(116)으로 구성된다. 화소내의 공통전극(115)은 기판 위에 형성되어 공통배선(119)에 접속되며 데이터전극(120)은 게이트절연막 위에 형성되어 박막트랜지스터의 드레인전극(116)에 접속된다. 박막트랜지스터, 데이터전극(120) 및 게이트절연막 위에는 보호막(미도시)이 적층되어 있으며, 그 위에 제1배향막(미도시)이 도포되고 배향방향이 결정된다.FIG. 2A is a plan view of one pixel of a transverse electric field type liquid crystal display device according to the present invention, the gate wiring 113 and the data wiring 110 arranged on a substrate to define a pixel region, and the gate wiring described above. A common wiring 119 arranged in a pixel in parallel with 113, a thin film transistor arranged at an intersection of the gate wiring 113 and the data wiring 110, and a data wiring 110 substantially in the pixel. The data electrode 120 and the common electrode 115 arranged in parallel and the redundancy 133 formed between the data electrode and the common wiring are formed. In addition, the thin film transistor is formed on a substrate and connected to the gate wiring 113, a gate insulating film (not shown) stacked on the gate electrode 112, and a semiconductor layer formed on the gate insulating film. And a source electrode 111 and a drain electrode 116 formed on the semiconductor layer 117 and connected to the data wiring 110 and the data electrode 120, respectively. The common electrode 115 in the pixel is formed on the substrate and connected to the common wiring 119, and the data electrode 120 is formed on the gate insulating film and connected to the drain electrode 116 of the thin film transistor. A protective film (not shown) is stacked on the thin film transistor, the data electrode 120, and the gate insulating layer, and a first alignment layer (not shown) is coated thereon, and an orientation direction is determined.

또한, 비록 도면으로 나타내지는 않았지만, 상기한 기판과 대응하는 기판에는 상기 박막트랜지스터, 게이트배선, 데이터배선 및 공통배선 근처로 빛이 새는 것을 방지하는 차광층을 형성하고, 그 위에 컬러필터층 및 제2배향막을 형성한 후, 상기한 두 기판 사이에는 액정층을 형성하면 본 발명에 따른 횡전계방식 액정표시소자가 완성된다.Although not shown in the drawings, a light shielding layer is formed on the substrate corresponding to the substrate to prevent light leakage near the thin film transistor, the gate wiring, the data wiring and the common wiring. After the alignment layer is formed, the liquid crystal layer is formed between the two substrates to complete the transverse electric field type liquid crystal display device according to the present invention.

도 2b는 상기한 도 1a의 B-B'선 단면도로서, 도면에 나타내듯이, 공통배선(119) 위에 게이트절연막(130)이 형성되고, 그 위에 a-Si층(131), n+층(132) 및 데이터전극(120)이 순서대로 형성되어 있다. 상기한 공통배선(119)은 Al, Ta, Mo, Cr 또는 Al합금 등을 스퍼터링방법에 의해 적층하고 에칭하여 형성하고, 게이트절연막(130)은 기판 전체에 걸쳐서 SiNx 등과 같은 무기물을 CVD(Chemical Vapor Deposition)방법으로 적층하여 형성한다. 또한, 상기한 a-Si층(131) 및 n+층(132)은 CVD방법에 의해 적층된 비정질실리콘(a-Si)과 n+a-Si을 에칭하여 형성한다. 여기서 상기한 a-Si층(131) 및 n+층(132)은, 도 2a에 나타낸 것과 같은 상기한 반도체층(117)을 형성할 시에 함께 형성할 수 있으므로 별개의 공정을 필요로 하지 않는다. 또한, 상기한 a-Si층(131) 및 n+층(132)은 상기 데이터전극(20) 아래의 전 영역에 걸쳐 형성할 수도 있다. 즉, 각각의 a-Si층(131) 및 n+층(132)은 상기 데이터전극(120)의 모양을 따라 연결하여 형성할 수도 있다.FIG. 2B is a cross-sectional view taken along line B-B 'of FIG. 1A, and as shown in the drawing, a gate insulating film 130 is formed on the common wiring 119, and the a-Si layer 131 and the n + layer ( 132 and the data electrode 120 are formed in order. The common wiring 119 is formed by stacking and etching Al, Ta, Mo, Cr, or Al alloy by a sputtering method, and the gate insulating layer 130 deposits an inorganic material such as SiNx on the entire substrate by CVD (Chemical Vapor). It is formed by laminating by the deposition method. In addition, the a-Si layer 131 and the n + layer 132 are formed by etching amorphous silicon (a-Si) and n + a-Si stacked by the CVD method. Here, the a-Si layer 131 and the n + layer 132 can be formed together when forming the semiconductor layer 117 as shown in FIG. 2A, and thus do not require a separate process. . In addition, the a-Si layer 131 and the n + layer 132 may be formed over the entire area under the data electrode 20. That is, each of the a-Si layer 131 and the n + layer 132 may be formed by being connected along the shape of the data electrode 120.

상기한 구조를 갖는 액정표시소자에서, 상기한 데이터전극(20)의 단차부가 단선되었을 경우, 전류는 상기 n+층(132) 및 a-Si층(131)을 통해 정상적으로 흐르게 된다.In the liquid crystal display having the above structure, when the stepped portion of the data electrode 20 is disconnected, current flows normally through the n + layer 132 and the a-Si layer 131.

본 발명에 따른 횡전계방식 액정표시소자는 데이터전극과 공통배선 사이에 불순물 비정질실리콘층 및 비정질실리콘층으로 이루어진 반도체층을 형성하는 것에 의해, 데이터전극의 단선시에도 정상적인 전류의 흐름을 가능하게 하여 원활한 동작을 수행할 수 있다.In the transverse electric field type liquid crystal display device according to the present invention, by forming a semiconductor layer composed of an impurity amorphous silicon layer and an amorphous silicon layer between the data electrode and the common wiring, normal current flow is possible even when the data electrode is disconnected. Smooth operation can be performed.

Claims (8)

제1기판 및 제2기판과,A first substrate and a second substrate, 상기한 제1기판에 종횡으로 배열된 게이트배선 및 데이터배선과,A gate wiring and a data wiring arranged vertically and horizontally on the first substrate; 상기 데이터배선 및 게이트배선의 교차점에 형성된 스위칭소자와,A switching element formed at an intersection point of the data line and the gate line; 상기 게이트배선에 평행하게 형성된 공통배선과,A common wiring formed in parallel with the gate wiring; 상기 데이터배선과 교대로 평행하게 형성되어 횡전계를 인가하는 적어도 한쌍의 제1전극 및 제2전극과,At least one pair of first and second electrodes formed alternately in parallel with the data line to apply a transverse electric field; 상기 제1전극을 따라 형성된 단선방지층과, 그리고A disconnection prevention layer formed along the first electrode, and 상기 제1기판과 제2기판 사이에 형성된 액정층으로 이루어진 횡전계방식 액정표시소자.A transverse electric field liquid crystal display device comprising a liquid crystal layer formed between the first substrate and the second substrate. 제1항에 있어서, 상기 스위칭소자가 박막트랜지스터인 것을 특징으로 하는 횡전계방식 액정표시소자.The transverse electric field liquid crystal display device according to claim 1, wherein the switching element is a thin film transistor. 제1항에 있어서, 상기 제1전극이 데이터전극이고 제2전극이 공통전극인 것을 특징으로 하는 횡전계방식 액정표시소자.The transverse electric field liquid crystal display of claim 1, wherein the first electrode is a data electrode and the second electrode is a common electrode. 제1항에 있어서, 상기 단선방지층이 제1전극과 공통배선 사이에 형성된 것을 특징으로 하는 횡전계방식 액정표시소자.The transverse electric field liquid crystal display device according to claim 1, wherein the disconnection prevention layer is formed between the first electrode and the common wiring. 제1기판 및 제2기판과,A first substrate and a second substrate, 상기한 제1기판에 종횡으로 배열된 게이트배선 및 데이터배선과,A gate wiring and a data wiring arranged vertically and horizontally on the first substrate; 상기 데이터배선 및 게이트배선의 교차점에 형성된 스위칭소자와,A switching element formed at an intersection point of the data line and the gate line; 상기 게이트배선에 평행하게 형성된 공통배선과,A common wiring formed in parallel with the gate wiring; 상기 데이터배선과 교대로 평행하게 형성되어 횡전계를 인가하는 적어도 한쌍의 제1전극 및 제2전극과,At least one pair of first and second electrodes formed alternately in parallel with the data line to apply a transverse electric field; 상기 제1전극과 공통배선 사이에 형성된 반도체층과, 그리고A semiconductor layer formed between the first electrode and the common wiring, and 상기 제1기판과 제2기판 사이에 형성된 액정층으로 이루어진 횡전계방식 액정표시소자.A transverse electric field liquid crystal display device comprising a liquid crystal layer formed between the first substrate and the second substrate. 제5항에 있어서, 상기 스위칭소자가 박막트랜지스터인 것을 특징으로 하는 횡전계방식 액정표시소자.The transverse electric field liquid crystal display device according to claim 5, wherein the switching element is a thin film transistor. 제5항에 있어서, 상기 반도체층이 불순물 비정질실리콘층 및 비정질실리콘층을 포함하는 것을 특징으로 하는 횡전계방식 액정표시소자.6. The transverse electric field liquid crystal display device according to claim 5, wherein the semiconductor layer comprises an impurity amorphous silicon layer and an amorphous silicon layer. 제5항에 있어서, 상기 제1전극이 데이터전극이고 제2전극이 공통전극인 것을 특징으로 하는 횡전계방식 액정표시소자.6. The transverse electric field liquid crystal display device according to claim 5, wherein the first electrode is a data electrode and the second electrode is a common electrode.
KR1019970036571A 1997-07-31 1997-07-31 Transverse electric field liquid crystal display device Expired - Lifetime KR100251656B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019970036571A KR100251656B1 (en) 1997-07-31 1997-07-31 Transverse electric field liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970036571A KR100251656B1 (en) 1997-07-31 1997-07-31 Transverse electric field liquid crystal display device

Publications (2)

Publication Number Publication Date
KR19990012989A KR19990012989A (en) 1999-02-25
KR100251656B1 true KR100251656B1 (en) 2000-04-15

Family

ID=19516520

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970036571A Expired - Lifetime KR100251656B1 (en) 1997-07-31 1997-07-31 Transverse electric field liquid crystal display device

Country Status (1)

Country Link
KR (1) KR100251656B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100476046B1 (en) * 2001-05-25 2005-03-10 비오이 하이디스 테크놀로지 주식회사 Fringe field switching mode liquid crystal display device
KR100920022B1 (en) * 2001-12-29 2009-10-05 엘지디스플레이 주식회사 Array Board for Liquid Crystal Display

Also Published As

Publication number Publication date
KR19990012989A (en) 1999-02-25

Similar Documents

Publication Publication Date Title
US6281957B1 (en) In-plane switching mode liquid crystal display device
US6911668B2 (en) Array substrate for in-plane switching mode liquid crystal display device
KR100293436B1 (en) In plane switching mode liquid crystal display device
US5949511A (en) Liquid crystal display
US8351006B2 (en) Liquid crystal display device and fabricating method thereof
US6570638B2 (en) Liquid crystal display including pixel electrodes with plurality of openings
US7145627B2 (en) Liquid crystal display device and method of manufacturing thereof
US20100244035A1 (en) Display panel and method of forming thereof
US7733434B2 (en) Liquid crystal display including buffer electrodes with higher voltage than pixel electrodes, on same layer with pixel electrodes, and overlapping a gate line
CN100392504C (en) Liquid crystal display device with a light guide plate
KR100269351B1 (en) Ips typed lcd device
KR100311531B1 (en) In-plane switching mode liquid crystal display device and method of manufacturing thereof
US7773165B2 (en) Liquid crystal display
US20070247579A1 (en) Liquid crystal display
KR19990060948A (en) Transverse electrode driving mode thin film transistor liquid crystal display device
KR100251656B1 (en) Transverse electric field liquid crystal display device
US8098353B2 (en) Liquid crystal display with improved response speed and aperture ratio
KR19990017976A (en) Transverse electric field liquid crystal display device
US6972818B1 (en) In-plane switching mode liquid crystal display device
KR100538292B1 (en) In-plane switching mode liquid crystal display device and manufacturing method
KR20050068209A (en) In plane switching mode liquid crystal display device and method of fabricating thereof
KR20050105026A (en) Liquid crystal display device including cut preventing layer and fabrication method thereof
KR20080067858A (en) Liquid crystal display
KR20050049926A (en) Method for fabricating the in-plane switching mode liquid crystal display device
KR20060090115A (en) Liquid crystal display

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19970731

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19970731

Comment text: Request for Examination of Application

PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19991016

N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 19991209

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20000113

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20000114

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20021231

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20031229

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20041229

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20051229

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20061229

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20071231

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20090102

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20091218

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20101228

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20111221

Start annual number: 13

End annual number: 13

FPAY Annual fee payment

Payment date: 20121228

Year of fee payment: 14

PR1001 Payment of annual fee

Payment date: 20121228

Start annual number: 14

End annual number: 14

FPAY Annual fee payment

Payment date: 20131227

Year of fee payment: 15

PR1001 Payment of annual fee

Payment date: 20131227

Start annual number: 15

End annual number: 15

FPAY Annual fee payment

Payment date: 20141230

Year of fee payment: 16

PR1001 Payment of annual fee

Payment date: 20141230

Start annual number: 16

End annual number: 16

FPAY Annual fee payment

Payment date: 20151228

Year of fee payment: 17

PR1001 Payment of annual fee

Payment date: 20151228

Start annual number: 17

End annual number: 17

FPAY Annual fee payment

Payment date: 20161214

Year of fee payment: 18

PR1001 Payment of annual fee

Payment date: 20161214

Start annual number: 18

End annual number: 18

PC1801 Expiration of term