JPS61220339A - Control of characteristics of semiconductor material - Google Patents
Control of characteristics of semiconductor materialInfo
- Publication number
- JPS61220339A JPS61220339A JP6169385A JP6169385A JPS61220339A JP S61220339 A JPS61220339 A JP S61220339A JP 6169385 A JP6169385 A JP 6169385A JP 6169385 A JP6169385 A JP 6169385A JP S61220339 A JPS61220339 A JP S61220339A
- Authority
- JP
- Japan
- Prior art keywords
- donor
- defect
- substrate
- oxygen
- heat treatment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 21
- 239000000463 material Substances 0.000 title claims description 8
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 27
- 239000001301 oxygen Substances 0.000 claims abstract description 27
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 26
- 230000007547 defect Effects 0.000 claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 238000010438 heat treatment Methods 0.000 claims abstract description 19
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 15
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 15
- 239000010703 silicon Substances 0.000 claims abstract description 15
- 239000013078 crystal Substances 0.000 claims abstract description 7
- 238000009826 distribution Methods 0.000 claims abstract description 7
- 238000000034 method Methods 0.000 claims description 20
- 238000002844 melting Methods 0.000 claims description 5
- 230000008018 melting Effects 0.000 claims description 5
- 229960003903 oxygen Drugs 0.000 abstract 1
- 239000012535 impurity Substances 0.000 description 11
- 238000005468 ion implantation Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 239000000370 acceptor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- -1 oxygen ions Chemical class 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の技術分野〕
本発明は半導体の比抵抗・伝導型を制御する半導体材料
特性の制御方法に関する。DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a method for controlling semiconductor material properties by controlling resistivity and conductivity type of a semiconductor.
半導体の基本特性である比抵抗・伝導型は、バンドギャ
ップ内のエネルギ準位によシ決定される0通常は、ドナ
不純物(シリコンを例にとればV族元素)あるいはアク
セデタ不純物(同じく■族元素)の添加によシ発生する
エネルギ準位を利用して、比抵抗・伝導型の制御が行な
われる。LSIに代表される半導体素子では、比抵抗・
伝導型を空間的に、精密に、制御できることが必要であ
り、素子作製技術には上記の不純物を基板に精度よく、
局所的に添加できることが要求される。従来、基板に不
純物を局所的熱処理することによシエネルギ準位を導入
する方法として、拡散あるいはイオン打込が用いられて
いる。これらの方法は制御性は良いが、ウェハ全体を高
温で熱処理する工程を含むため材料特性の劣化が生じる
、局所的な不純物添加を行なうための表面被覆fQ5の
形成にホトリソを含む複雑な工程を要する、大掛シな装
置を必要とするため処理コストが高くなる等の欠点があ
る。The resistivity and conductivity type, which are the basic properties of semiconductors, are determined by the energy level within the band gap.Normally, donor impurities (for example, in silicon, group V elements) or accelerator impurities (also group The specific resistance and conduction type are controlled by using the energy level generated by the addition of (elements). In semiconductor devices such as LSI, resistivity and
It is necessary to be able to spatially and precisely control the conduction type, and element fabrication technology involves precisely applying the above impurities to the substrate.
It is required that it can be added locally. Conventionally, diffusion or ion implantation has been used as a method for introducing a cyene energy level into a substrate by locally heat-treating impurities. Although these methods have good controllability, they include a step of heat-treating the entire wafer at high temperature, which causes deterioration of material properties, and a complicated process including photolithography to form the surface coating fQ5 for localized impurity addition. However, since this method requires large-scale equipment, it has drawbacks such as high processing costs.
上記の方法の欠点を除くため、エネルギ準位の導入にド
ナあるいはアクセグタ不純物金用いずに、シリコン中の
欠陥によるエネルギ準位を活用する次の二つの方法が提
案されている。これらの方法では、シリコン中の酸素は
単独ではエネルギ準位を形成しないが、450℃付近の
熱処理によシ複数個集合し結晶欠陥を形成するとドナ(
酸素ドナ)となる性質を利用している。In order to eliminate the drawbacks of the above-mentioned methods, the following two methods have been proposed that utilize energy levels due to defects in silicon without using gold as a donor or acceptor impurity to introduce energy levels. In these methods, oxygen in silicon does not form an energy level by itself, but when multiple oxygen in silicon aggregates and forms crystal defects by heat treatment at around 450°C, it becomes a donor (
It takes advantage of the property of being an oxygen donor).
第一の方法は、p型側上げ結晶中の酸素濃度を成長条件
によシ周期的に変化させ、然る後に酸素ドナを発生させ
る熱処理を施し、酸素濃度の高い領域t−n型、低い領
域irp型に制御するものである。この方法では、酸素
濃度分布が結晶成長時の融体内での現象により支配され
るため。The first method is to periodically change the oxygen concentration in the p-type side-raised crystal depending on the growth conditions, and then perform heat treatment to generate oxygen donors. This is a region IRP type control. In this method, the oxygen concentration distribution is dominated by phenomena within the melt during crystal growth.
酸素ドナ濃度の空間的分布の制御性が悪く、微細な半導
体素子の形成は出来ない。別の方法として、シリコン基
板へ酸素をイオン打込したのち熱処理を行ない、イオン
打込領域に酸素ドナを発生させる方法が提案されてbる
。この方法では酸素ドナ濃度の空間的分布の制御性は良
いが、大掛シなイオン打込装置を使用する点で従来の手
法と相違がなくまた酸素のイオン打込量を増加すると熱
処理により欠陥が発生するため、得られる最大ドナ濃度
は1015/cm”で低抵抗は得られない。The controllability of the spatial distribution of oxygen donor concentration is poor, making it impossible to form fine semiconductor devices. Another proposed method is to implant oxygen ions into a silicon substrate and then perform heat treatment to generate oxygen donors in the ion implantation region. Although this method has good controllability over the spatial distribution of the oxygen donor concentration, it is no different from the conventional method in that it uses a large-scale ion implantation device, and when the amount of oxygen ion implantation is increased, defects may occur due to heat treatment. occurs, so the maximum donor concentration that can be obtained is 1015/cm'' and low resistance cannot be obtained.
本発明は上記の事情に鑑みてなされたもので、所謂ドナ
やアクセデタ不純物を用いることなく半導体の比抵抗・
伝導型を局所的に制御できる半導体材料特性の制御方法
を提供することを目的とする。The present invention has been made in view of the above circumstances, and it is possible to improve the resistivity and specific resistance of semiconductors without using so-called donor or accelerator impurities.
The purpose of the present invention is to provide a method for controlling semiconductor material properties that can locally control conductivity type.
本発明では、正規の格子位置Kl>ってはエネルギ準位
を形成しないかあるいは形成しK〈いが欠陥位置でエネ
ルギ準位を形成する不純物、もしくは単独ではエネルギ
準位を形成しないかあるいは形成しにくいが複合化し欠
陥となることによって初めてエネルギ準位を形成する不
純物や点欠陥を、エネルギ準位の導入に利用する。In the present invention, the normal lattice position Kl> does not form an energy level or does form an energy level K<or does an impurity form an energy level at a defect position, or does not form an energy level by itself or does it form an energy level. Impurities and point defects, which are difficult to form but only form energy levels when they become complex and become defects, are used to introduce energy levels.
すなわち、欠陥位置を占める不純物、または不純物、点
欠陥の複合した欠陥(以下では両者を合わせて単に欠陥
と呼ぶ)に起因するエネルギ準位を、局所的な熱処理(
融解を伴なう場合を含む)で基板結晶に導入することK
よシ、その比抵抗・伝導型の空間的分布を制御する。In other words, the energy level caused by impurities occupying defect positions, or defects that are a combination of impurities and point defects (hereinafter referred to simply as defects), is reduced by local heat treatment (
(including cases involving melting) into the substrate crystal.
Therefore, the spatial distribution of resistivity and conduction type can be controlled.
第1図は本発明による局所加熱源を用いた半導体基板へ
のエネルギ準位の導入を示す図である。レーデ光等の局
所加熱源1で半導体基板2を部分的に加熱することKよ
シ、加熱領域に欠陥を発生させ、そのエネルギ準位を導
入する。FIG. 1 is a diagram illustrating the introduction of energy levels into a semiconductor substrate using a local heating source according to the present invention. By partially heating the semiconductor substrate 2 with a local heating source 1 such as Raded light, a defect is generated in the heated region and its energy level is introduced.
以下、実施例に基づいて本発明を説明する。Hereinafter, the present invention will be explained based on Examples.
第2図はレーデ光でシリコン基板を局所的に融解させる
ことによシ、シリコンのバンドギャップ中にドナ準位を
形成する欠陥の一つである酸素ドナを発生させ、これに
よる比抵抗の変化を広が)抵抗法で測定した例である。Figure 2 shows that by locally melting the silicon substrate with Rade light, oxygen donors, which are one of the defects that form donor levels in the band gap of silicon, are generated, and the resistivity changes due to this. This is an example of measurement using the resistance method.
基板は比抵抗0.830・個のn型Czウェハである。The substrate is an n-type Cz wafer with a specific resistance of 0.830.
レーザ光源は波長0.53μmのNd:YAGレーデ逓
倍光で、照射条件は・母ルス周波数4 kHz m走査
速度10 vm/ S 、 レーザ・−ワー0.3W
である0図よ)レーデ光照射領域3では、比抵抗が0.
090・αに減少している。比抵抗とドナ濃度とは反比
例関係にあるため、レーデ光照射によシドナ濃度が増加
しているのがわかる。レーデ光照射にょ)発生したドナ
が酸素ドナであることは、ドナが650℃の短時間熱処
理によシ消滅し450℃の長時間熱処理によシ発生する
という酸素ドナ固有の熱的挙動を示すことから容易に確
認できる。The laser light source is Nd:YAG radar multiplied light with a wavelength of 0.53 μm, and the irradiation conditions are: base frequency: 4 kHz, scanning speed: 10 vm/S, laser power: 0.3 W.
(Fig. 0)) In the Raded light irradiation area 3, the specific resistance is 0.
It has decreased to 090·α. Since resistivity and Donna concentration are in an inversely proportional relationship, it can be seen that Cydona concentration increases due to Raded light irradiation. The fact that the generated donor is an oxygen donor indicates the unique thermal behavior of oxygen donors, in which the donor disappears after short-time heat treatment at 650°C and is generated after long-time heat treatment at 450°C. This can be easily confirmed.
第3図は、上記の照射条件でレーザ・やワーを変えた場
合の酸素ドナ濃度とレーデパーワーとの関係である。図
よ)、酸素ドナはシリコンが融解しはじめるo、 i
J W付近から発生し、レーデパワーの増加につれて濃
度が直線的に増加する。FIG. 3 shows the relationship between the oxygen donor concentration and the laser power when the laser power and power are changed under the above irradiation conditions. ), oxygen donor silicon begins to melt o, i
It occurs near JW, and its concentration increases linearly as the lede power increases.
このように酸素ドナ濃度のレーデ14ワーにたいする変
化は単調であるため、その制御は容易である。レーデパ
ワー〇、 30 Wでは酸素ドナ濃度/I′i1.15
X 10 10n”で、先述した酸素のイオン打込に
よシえられるドナ濃度の最大値1.OX 10 ”7c
m”よシも2桁以上高く、本発明によれば低抵抗領域を
形成することができる。以上はn型シリコン基板を用い
た場合であるが、p型シリコン基板でも、また表面に窒
化シリコン膜、酸化シリコン膜等の薄膜が有る場合でも
同様のことができることが確かめられている。レーデ光
の波長を変えてもまた電子ビーム加熱の場合にも同様の
効果が得られる。As described above, since the oxygen donor concentration changes monotonically with respect to radar power, it is easy to control it. At Rede power〇, 30 W, oxygen donor concentration/I'i1.15
X 10 10n", the maximum donor concentration obtained by the oxygen ion implantation described above is 1.OX 10"7c
m'' is also higher by more than two orders of magnitude, and a low resistance region can be formed according to the present invention.The above is a case where an n-type silicon substrate is used, but a p-type silicon substrate can also be used with silicon nitride on the surface. It has been confirmed that the same effect can be achieved even when there is a thin film such as a silicon oxide film or a silicon oxide film.A similar effect can be obtained by changing the wavelength of the Raded light or by electron beam heating.
上記実施例は欠陥がシリコン中の酸素ドナの場合である
が、冒頭に述べたようにシリコン中のその他の例えばア
クセプタ等の欠陥でもまた他の半導体材料の欠陥であっ
ても、バンドギャップ中にエネルギ準位を形成する欠陥
であれば、当然釆手法が有効なことは言うまでもない、
また実施例は融解を伴なう局所的熱処理の場合であるが
、融解を伴なわない場合でも本方法を同様に適用しうる
。In the above example, the defect is an oxygen donor in silicon, but as mentioned at the beginning, other defects in silicon, such as acceptors, or defects in other semiconductor materials can also occur in the band gap. It goes without saying that the pottery method is effective for defects that form energy levels.
Further, although the embodiment deals with a case of local heat treatment accompanied by melting, the present method can be similarly applied to cases where melting is not involved.
以上述べたように本発明によれば、半導体基板に局所的
熱処理を行なうだけで、欠陥のエネルギ準位に起因する
ドナあるいはアクセプタ濃度の空間的分布を制御できる
ため、ドナやアクセデタ不純物の添加は不要であり、ま
た添加のために基板を高温に保持することがないので基
板特性の劣化が起こら彦い等大きな利点が生じる。さら
に、本発明によル得られる酸素ドナの最大濃度は、冒頭
にて述べた酸素のイオン打込によ)得られる最大濃度よ
シも二桁以上高く、本発明では欠陥によるドナあるいは
アクセプタの濃度の制御範囲を広くできるという特徴が
ある0本発明によれば、オーミック接触のための低抵抗
層あるいは素子分離のための高抵抗層のほかpn接合の
形成も可能である。As described above, according to the present invention, the spatial distribution of the donor or acceptor concentration caused by the energy level of defects can be controlled by simply performing local heat treatment on the semiconductor substrate. This is unnecessary, and since the substrate is not held at a high temperature for addition, there are great advantages such as no deterioration of the substrate properties. Furthermore, the maximum concentration of oxygen donors obtained by the present invention is more than two orders of magnitude higher than the maximum concentration obtained by the oxygen ion implantation described at the beginning. According to the present invention, which has the characteristic of widening the concentration control range, it is possible to form a pn junction as well as a low resistance layer for ohmic contact or a high resistance layer for element isolation.
第1図は本発明による局所加熱源を用いた半導体基板へ
のエネルギ準位の導入を説明するための構成図、第2図
は本発明の実施例によるレーザ光照射で発生した酸素ド
ナによる比抵抗変化の広がシ抵抗法による測足例を示す
図、第3図は本発明の実施例による酸素ドナ濃度のレー
デパワー依存性を示す図である。
1・・・局所加熱源、2・・・半導体基板、3・・・レ
ーデ光照射領域。
出願人代理人 弁理士 鈴 江 武 彦第2図FIG. 1 is a block diagram for explaining the introduction of energy levels into a semiconductor substrate using a local heating source according to the present invention, and FIG. 2 is a diagram showing the ratio due to oxygen donors generated by laser beam irradiation according to an embodiment of the present invention. FIG. 3 is a diagram illustrating an example of foot measurement using the resistance method in which the spread of resistance change is measured, and FIG. DESCRIPTION OF SYMBOLS 1...Local heat source, 2...Semiconductor substrate, 3...Raed light irradiation area. Applicant's agent Patent attorney Takehiko Suzue Figure 2
Claims (3)
する欠陥を、半導体基板の局所的熱処理で発生させ、そ
の欠陥のエネルギ準位に対応するドナあるいはアクセプ
タの濃度の空間的分布を制御することを特徴とする半導
体材料特性の制御方法。(1) Generating defects that form energy levels in the band gap of the semiconductor by local heat treatment of the semiconductor substrate, and controlling the spatial distribution of donor or acceptor concentrations corresponding to the energy levels of the defects. A method for controlling semiconductor material properties characterized by:
なう特許請求の範囲第1項記載の半導体材料特性の制御
方法。(2) A method for controlling semiconductor material properties according to claim 1, wherein the local heat treatment is performed under conditions that cause melting of the semiconductor substrate.
所的熱処理をレーザ光により行なう特許請求の範囲第2
項記載の半導体材料特性の制御方法。(3) Claim 2 in which the defect is an oxygen donor in a silicon crystal, and the local heat treatment is performed using a laser beam.
Method for controlling semiconductor material properties as described in .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6169385A JPS61220339A (en) | 1985-03-26 | 1985-03-26 | Control of characteristics of semiconductor material |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6169385A JPS61220339A (en) | 1985-03-26 | 1985-03-26 | Control of characteristics of semiconductor material |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61220339A true JPS61220339A (en) | 1986-09-30 |
JPH0511415B2 JPH0511415B2 (en) | 1993-02-15 |
Family
ID=13178584
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6169385A Granted JPS61220339A (en) | 1985-03-26 | 1985-03-26 | Control of characteristics of semiconductor material |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61220339A (en) |
Cited By (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6830964B1 (en) | 2003-06-26 | 2004-12-14 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US6833294B1 (en) | 2003-06-26 | 2004-12-21 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US6993222B2 (en) | 1999-03-03 | 2006-01-31 | Rj Mears, Llc | Optical filter device with aperiodically arranged grating elements |
US7018900B2 (en) | 2003-06-26 | 2006-03-28 | Rj Mears, Llc | Method for making a semiconductor device comprising a superlattice channel vertically stepped above source and drain regions |
US7045377B2 (en) | 2003-06-26 | 2006-05-16 | Rj Mears, Llc | Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
US7045813B2 (en) | 2003-06-26 | 2006-05-16 | Rj Mears, Llc | Semiconductor device including a superlattice with regions defining a semiconductor junction |
US7123792B1 (en) | 1999-03-05 | 2006-10-17 | Rj Mears, Llc | Configurable aperiodic grating device |
US7202494B2 (en) | 2003-06-26 | 2007-04-10 | Rj Mears, Llc | FINFET including a superlattice |
US7227174B2 (en) | 2003-06-26 | 2007-06-05 | Rj Mears, Llc | Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
US7229902B2 (en) | 2003-06-26 | 2007-06-12 | Rj Mears, Llc | Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction |
US7396742B2 (en) | 2000-09-13 | 2008-07-08 | Hamamatsu Photonics K.K. | Laser processing method for cutting a wafer-like object by using a laser to form modified regions within the object |
US7446002B2 (en) | 2003-06-26 | 2008-11-04 | Mears Technologies, Inc. | Method for making a semiconductor device comprising a superlattice dielectric interface layer |
US7491587B2 (en) | 2003-06-26 | 2009-02-17 | Mears Technologies, Inc. | Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer |
US7514328B2 (en) | 2003-06-26 | 2009-04-07 | Mears Technologies, Inc. | Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween |
US7517702B2 (en) | 2005-12-22 | 2009-04-14 | Mears Technologies, Inc. | Method for making an electronic device including a poled superlattice having a net electrical dipole moment |
US7531828B2 (en) | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions |
US7531829B2 (en) | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance |
US7531850B2 (en) | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including a memory cell with a negative differential resistance (NDR) device |
US7535041B2 (en) | 2003-06-26 | 2009-05-19 | Mears Technologies, Inc. | Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance |
US7566635B2 (en) | 2002-03-12 | 2009-07-28 | Hamamatsu Photonics K.K. | Substrate dividing method |
US7586165B2 (en) | 2003-06-26 | 2009-09-08 | Mears Technologies, Inc. | Microelectromechanical systems (MEMS) device including a superlattice |
US7586116B2 (en) | 2003-06-26 | 2009-09-08 | Mears Technologies, Inc. | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice |
US7598515B2 (en) | 2003-06-26 | 2009-10-06 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice and overlying stress layer and related methods |
US7612366B2 (en) | 2003-06-26 | 2009-11-03 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice layer above a stress layer |
US7659539B2 (en) | 2003-06-26 | 2010-02-09 | Mears Technologies, Inc. | Semiconductor device including a floating gate memory cell with a superlattice channel |
US7700447B2 (en) | 2006-02-21 | 2010-04-20 | Mears Technologies, Inc. | Method for making a semiconductor device comprising a lattice matching layer |
US7781827B2 (en) | 2007-01-24 | 2010-08-24 | Mears Technologies, Inc. | Semiconductor device with a vertical MOSFET including a superlattice and related methods |
US7812339B2 (en) | 2007-04-23 | 2010-10-12 | Mears Technologies, Inc. | Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures |
US7863066B2 (en) | 2007-02-16 | 2011-01-04 | Mears Technologies, Inc. | Method for making a multiple-wavelength opto-electronic device including a superlattice |
US7880161B2 (en) | 2007-02-16 | 2011-02-01 | Mears Technologies, Inc. | Multiple-wavelength opto-electronic device including a superlattice |
US7928425B2 (en) | 2007-01-25 | 2011-04-19 | Mears Technologies, Inc. | Semiconductor device including a metal-to-semiconductor superlattice interface layer and related methods |
US8263479B2 (en) | 2002-12-03 | 2012-09-11 | Hamamatsu Photonics K.K. | Method for cutting semiconductor substrate |
US8969752B2 (en) | 2003-03-12 | 2015-03-03 | Hamamatsu Photonics K.K. | Laser processing method |
US9275996B2 (en) | 2013-11-22 | 2016-03-01 | Mears Technologies, Inc. | Vertical semiconductor devices including superlattice punch through stop layer and related methods |
US9406753B2 (en) | 2013-11-22 | 2016-08-02 | Atomera Incorporated | Semiconductor devices including superlattice depletion layer stack and related methods |
US9558939B1 (en) | 2016-01-15 | 2017-01-31 | Atomera Incorporated | Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source |
US9716147B2 (en) | 2014-06-09 | 2017-07-25 | Atomera Incorporated | Semiconductor devices with enhanced deterministic doping and related methods |
US9721790B2 (en) | 2015-06-02 | 2017-08-01 | Atomera Incorporated | Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control |
US9722046B2 (en) | 2014-11-25 | 2017-08-01 | Atomera Incorporated | Semiconductor device including a superlattice and replacement metal gate structure and related methods |
US9899479B2 (en) | 2015-05-15 | 2018-02-20 | Atomera Incorporated | Semiconductor devices with superlattice layers providing halo implant peak confinement and related methods |
US10381242B2 (en) | 2017-05-16 | 2019-08-13 | Atomera Incorporated | Method for making a semiconductor device including a superlattice as a gettering layer |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5638828A (en) * | 1979-09-07 | 1981-04-14 | Sony Corp | Manufacture of semiconductor device |
JPS5740939A (en) * | 1980-08-25 | 1982-03-06 | Fujitsu Ltd | P-n junction formation |
-
1985
- 1985-03-26 JP JP6169385A patent/JPS61220339A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5638828A (en) * | 1979-09-07 | 1981-04-14 | Sony Corp | Manufacture of semiconductor device |
JPS5740939A (en) * | 1980-08-25 | 1982-03-06 | Fujitsu Ltd | P-n junction formation |
Cited By (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6993222B2 (en) | 1999-03-03 | 2006-01-31 | Rj Mears, Llc | Optical filter device with aperiodically arranged grating elements |
US7123792B1 (en) | 1999-03-05 | 2006-10-17 | Rj Mears, Llc | Configurable aperiodic grating device |
US7626137B2 (en) | 2000-09-13 | 2009-12-01 | Hamamatsu Photonics K.K. | Laser cutting by forming a modified region within an object and generating fractures |
US8927900B2 (en) | 2000-09-13 | 2015-01-06 | Hamamatsu Photonics K.K. | Method of cutting a substrate, method of processing a wafer-like object, and method of manufacturing a semiconductor device |
US10796959B2 (en) | 2000-09-13 | 2020-10-06 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US9837315B2 (en) | 2000-09-13 | 2017-12-05 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US7396742B2 (en) | 2000-09-13 | 2008-07-08 | Hamamatsu Photonics K.K. | Laser processing method for cutting a wafer-like object by using a laser to form modified regions within the object |
US7547613B2 (en) | 2000-09-13 | 2009-06-16 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US7592238B2 (en) | 2000-09-13 | 2009-09-22 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US7615721B2 (en) * | 2000-09-13 | 2009-11-10 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US8933369B2 (en) | 2000-09-13 | 2015-01-13 | Hamamatsu Photonics K.K. | Method of cutting a substrate and method of manufacturing a semiconductor device |
US8937264B2 (en) | 2000-09-13 | 2015-01-20 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US8946592B2 (en) | 2000-09-13 | 2015-02-03 | Hamamatsu Photonics K.K. | Laser processing method and laser processing apparatus |
US8946589B2 (en) | 2000-09-13 | 2015-02-03 | Hamamatsu Photonics K.K. | Method of cutting a substrate, method of cutting a wafer-like object, and method of manufacturing a semiconductor device |
US8946591B2 (en) | 2000-09-13 | 2015-02-03 | Hamamatsu Photonics K.K. | Method of manufacturing a semiconductor device formed using a substrate cutting method |
US8969761B2 (en) | 2000-09-13 | 2015-03-03 | Hamamatsu Photonics K.K. | Method of cutting a wafer-like object and semiconductor chip |
US9553023B2 (en) | 2002-03-12 | 2017-01-24 | Hamamatsu Photonics K.K. | Substrate dividing method |
US8889525B2 (en) | 2002-03-12 | 2014-11-18 | Hamamatsu Photonics K.K. | Substrate dividing method |
US9142458B2 (en) | 2002-03-12 | 2015-09-22 | Hamamatsu Photonics K.K. | Substrate dividing method |
US9287177B2 (en) | 2002-03-12 | 2016-03-15 | Hamamatsu Photonics K.K. | Substrate dividing method |
US9543256B2 (en) | 2002-03-12 | 2017-01-10 | Hamamatsu Photonics K.K. | Substrate dividing method |
US9543207B2 (en) | 2002-03-12 | 2017-01-10 | Hamamatsu Photonics K.K. | Substrate dividing method |
US9548246B2 (en) | 2002-03-12 | 2017-01-17 | Hamamatsu Photonics K.K. | Substrate dividing method |
US7566635B2 (en) | 2002-03-12 | 2009-07-28 | Hamamatsu Photonics K.K. | Substrate dividing method |
US11424162B2 (en) | 2002-03-12 | 2022-08-23 | Hamamatsu Photonics K.K. | Substrate dividing method |
US9711405B2 (en) | 2002-03-12 | 2017-07-18 | Hamamatsu Photonics K.K. | Substrate dividing method |
US10622255B2 (en) | 2002-03-12 | 2020-04-14 | Hamamatsu Photonics K.K. | Substrate dividing method |
US10068801B2 (en) | 2002-03-12 | 2018-09-04 | Hamamatsu Photonics K.K. | Substrate dividing method |
US8263479B2 (en) | 2002-12-03 | 2012-09-11 | Hamamatsu Photonics K.K. | Method for cutting semiconductor substrate |
US8865566B2 (en) | 2002-12-03 | 2014-10-21 | Hamamatsu Photonics K.K. | Method of cutting semiconductor substrate |
US8969752B2 (en) | 2003-03-12 | 2015-03-03 | Hamamatsu Photonics K.K. | Laser processing method |
US7288457B2 (en) | 2003-06-26 | 2007-10-30 | Rj Mears, Llc | Method for making semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions |
US7229902B2 (en) | 2003-06-26 | 2007-06-12 | Rj Mears, Llc | Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction |
US6833294B1 (en) | 2003-06-26 | 2004-12-21 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US7531828B2 (en) | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions |
US7531829B2 (en) | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance |
US7531850B2 (en) | 2003-06-26 | 2009-05-12 | Mears Technologies, Inc. | Semiconductor device including a memory cell with a negative differential resistance (NDR) device |
US7535041B2 (en) | 2003-06-26 | 2009-05-19 | Mears Technologies, Inc. | Method for making a semiconductor device including regions of band-engineered semiconductor superlattice to reduce device-on resistance |
US7491587B2 (en) | 2003-06-26 | 2009-02-17 | Mears Technologies, Inc. | Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer |
US7446334B2 (en) | 2003-06-26 | 2008-11-04 | Mears Technologies, Inc. | Electronic device comprising active optical devices with an energy band engineered superlattice |
US7586165B2 (en) | 2003-06-26 | 2009-09-08 | Mears Technologies, Inc. | Microelectromechanical systems (MEMS) device including a superlattice |
US7586116B2 (en) | 2003-06-26 | 2009-09-08 | Mears Technologies, Inc. | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice |
US7446002B2 (en) | 2003-06-26 | 2008-11-04 | Mears Technologies, Inc. | Method for making a semiconductor device comprising a superlattice dielectric interface layer |
US7598515B2 (en) | 2003-06-26 | 2009-10-06 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice and overlying stress layer and related methods |
US7612366B2 (en) | 2003-06-26 | 2009-11-03 | Mears Technologies, Inc. | Semiconductor device including a strained superlattice layer above a stress layer |
US7436026B2 (en) | 2003-06-26 | 2008-10-14 | Mears Technologies, Inc. | Semiconductor device comprising a superlattice channel vertically stepped above source and drain regions |
US7435988B2 (en) | 2003-06-26 | 2008-10-14 | Mears Technologies, Inc. | Semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel |
US7659539B2 (en) | 2003-06-26 | 2010-02-09 | Mears Technologies, Inc. | Semiconductor device including a floating gate memory cell with a superlattice channel |
US6878576B1 (en) | 2003-06-26 | 2005-04-12 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US6891188B2 (en) | 2003-06-26 | 2005-05-10 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice |
US6897472B2 (en) | 2003-06-26 | 2005-05-24 | Rj Mears, Llc | Semiconductor device including MOSFET having band-engineered superlattice |
US6927413B2 (en) | 2003-06-26 | 2005-08-09 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice |
US6952018B2 (en) | 2003-06-26 | 2005-10-04 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice |
US6958486B2 (en) | 2003-06-26 | 2005-10-25 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice |
US7018900B2 (en) | 2003-06-26 | 2006-03-28 | Rj Mears, Llc | Method for making a semiconductor device comprising a superlattice channel vertically stepped above source and drain regions |
US7432524B2 (en) | 2003-06-26 | 2008-10-07 | Mears Technologies, Inc. | Integrated circuit comprising an active optical device having an energy band engineered superlattice |
US7034329B2 (en) | 2003-06-26 | 2006-04-25 | Rj Mears, Llc | Semiconductor device including band-engineered superlattice having 3/1-5/1 germanium layer structure |
US7303948B2 (en) | 2003-06-26 | 2007-12-04 | Mears Technologies, Inc. | Semiconductor device including MOSFET having band-engineered superlattice |
US6830964B1 (en) | 2003-06-26 | 2004-12-14 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US7279699B2 (en) | 2003-06-26 | 2007-10-09 | Rj Mears, Llc | Integrated circuit comprising a waveguide having an energy band engineered superlattice |
US7279701B2 (en) | 2003-06-26 | 2007-10-09 | Rj Mears, Llc | Semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions |
US7265002B2 (en) | 2003-06-26 | 2007-09-04 | Rj Mears, Llc | Method for making a semiconductor device including a MOSFET having a band-engineered superlattice with a semiconductor cap layer providing a channel |
US7514328B2 (en) | 2003-06-26 | 2009-04-07 | Mears Technologies, Inc. | Method for making a semiconductor device including shallow trench isolation (STI) regions with a superlattice therebetween |
US7227174B2 (en) | 2003-06-26 | 2007-06-05 | Rj Mears, Llc | Semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
US7202494B2 (en) | 2003-06-26 | 2007-04-10 | Rj Mears, Llc | FINFET including a superlattice |
US7109052B2 (en) | 2003-06-26 | 2006-09-19 | Rj Mears, Llc | Method for making an integrated circuit comprising a waveguide having an energy band engineered superlattice |
US7071119B2 (en) | 2003-06-26 | 2006-07-04 | Rj Mears, Llc | Method for making a semiconductor device including band-engineered superlattice having 3/1-5/1 germanium layer structure |
US7045813B2 (en) | 2003-06-26 | 2006-05-16 | Rj Mears, Llc | Semiconductor device including a superlattice with regions defining a semiconductor junction |
US7033437B2 (en) | 2003-06-26 | 2006-04-25 | Rj Mears, Llc | Method for making semiconductor device including band-engineered superlattice |
US7045377B2 (en) | 2003-06-26 | 2006-05-16 | Rj Mears, Llc | Method for making a semiconductor device including a superlattice and adjacent semiconductor layer with doped regions defining a semiconductor junction |
US7517702B2 (en) | 2005-12-22 | 2009-04-14 | Mears Technologies, Inc. | Method for making an electronic device including a poled superlattice having a net electrical dipole moment |
US7718996B2 (en) | 2006-02-21 | 2010-05-18 | Mears Technologies, Inc. | Semiconductor device comprising a lattice matching layer |
US7700447B2 (en) | 2006-02-21 | 2010-04-20 | Mears Technologies, Inc. | Method for making a semiconductor device comprising a lattice matching layer |
US7781827B2 (en) | 2007-01-24 | 2010-08-24 | Mears Technologies, Inc. | Semiconductor device with a vertical MOSFET including a superlattice and related methods |
US7928425B2 (en) | 2007-01-25 | 2011-04-19 | Mears Technologies, Inc. | Semiconductor device including a metal-to-semiconductor superlattice interface layer and related methods |
US7880161B2 (en) | 2007-02-16 | 2011-02-01 | Mears Technologies, Inc. | Multiple-wavelength opto-electronic device including a superlattice |
US7863066B2 (en) | 2007-02-16 | 2011-01-04 | Mears Technologies, Inc. | Method for making a multiple-wavelength opto-electronic device including a superlattice |
US8389974B2 (en) | 2007-02-16 | 2013-03-05 | Mears Technologies, Inc. | Multiple-wavelength opto-electronic device including a superlattice |
US7812339B2 (en) | 2007-04-23 | 2010-10-12 | Mears Technologies, Inc. | Method for making a semiconductor device including shallow trench isolation (STI) regions with maskless superlattice deposition following STI formation and related structures |
US9275996B2 (en) | 2013-11-22 | 2016-03-01 | Mears Technologies, Inc. | Vertical semiconductor devices including superlattice punch through stop layer and related methods |
US9406753B2 (en) | 2013-11-22 | 2016-08-02 | Atomera Incorporated | Semiconductor devices including superlattice depletion layer stack and related methods |
US9972685B2 (en) | 2013-11-22 | 2018-05-15 | Atomera Incorporated | Vertical semiconductor devices including superlattice punch through stop layer and related methods |
US9716147B2 (en) | 2014-06-09 | 2017-07-25 | Atomera Incorporated | Semiconductor devices with enhanced deterministic doping and related methods |
US10170560B2 (en) | 2014-06-09 | 2019-01-01 | Atomera Incorporated | Semiconductor devices with enhanced deterministic doping and related methods |
US10084045B2 (en) | 2014-11-25 | 2018-09-25 | Atomera Incorporated | Semiconductor device including a superlattice and replacement metal gate structure and related methods |
US9722046B2 (en) | 2014-11-25 | 2017-08-01 | Atomera Incorporated | Semiconductor device including a superlattice and replacement metal gate structure and related methods |
US9941359B2 (en) | 2015-05-15 | 2018-04-10 | Atomera Incorporated | Semiconductor devices with superlattice and punch-through stop (PTS) layers at different depths and related methods |
US9899479B2 (en) | 2015-05-15 | 2018-02-20 | Atomera Incorporated | Semiconductor devices with superlattice layers providing halo implant peak confinement and related methods |
US9721790B2 (en) | 2015-06-02 | 2017-08-01 | Atomera Incorporated | Method for making enhanced semiconductor structures in single wafer processing chamber with desired uniformity control |
US9558939B1 (en) | 2016-01-15 | 2017-01-31 | Atomera Incorporated | Methods for making a semiconductor device including atomic layer structures using N2O as an oxygen source |
US10381242B2 (en) | 2017-05-16 | 2019-08-13 | Atomera Incorporated | Method for making a semiconductor device including a superlattice as a gettering layer |
US10410880B2 (en) | 2017-05-16 | 2019-09-10 | Atomera Incorporated | Semiconductor device including a superlattice as a gettering layer |
Also Published As
Publication number | Publication date |
---|---|
JPH0511415B2 (en) | 1993-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61220339A (en) | Control of characteristics of semiconductor material | |
JPS6246989B2 (en) | ||
JPH0334434A (en) | Thin film semiconductor device and its manufacturing method | |
JPS6388839A (en) | Manufacture of dielectrically isolated device with buried conductive layer | |
JP2004055838A (en) | Method for manufacturing thin film transistor | |
JPS6227727B2 (en) | ||
JPS633447B2 (en) | ||
JPS61220341A (en) | Control of characteristics of semiconductor material | |
JPH03148836A (en) | Manufacture of thin film transistor | |
JPH04250617A (en) | Doping method for impurity in semiconductor and manufacture of semiconductor device | |
JPH0235710A (en) | Method for forming thin film semiconductor layer | |
JPS59175721A (en) | Manufacture of semiconductor device | |
JPS6132433A (en) | Manufacture of semiconductor device | |
JPH0244717A (en) | Manufacture of semiconductor device | |
JPS61166074A (en) | Insulated gate transistor and its manufacturing method | |
JPH0795535B2 (en) | Method for manufacturing semiconductor device | |
JPH0387022A (en) | Formation of diffused layer | |
JPS6321825A (en) | Manufacture of semiconductor device | |
JPS5972732A (en) | Semiconductor device and its manufacturing method | |
JPS63313816A (en) | Manufacture of semiconductor device | |
JPH01260832A (en) | Manufacture of semiconductor device | |
JPS5842273A (en) | Manufacture of semiconductor device | |
JPH02224224A (en) | Manufacture of semiconductor device | |
JPS6083321A (en) | Manufacturing method of semiconductor device | |
JPS5934645A (en) | Heat treatment method for thin-film |