[go: up one dir, main page]

JPS6442899A - Manufacture of ceramic substrate - Google Patents

Manufacture of ceramic substrate

Info

Publication number
JPS6442899A
JPS6442899A JP20022687A JP20022687A JPS6442899A JP S6442899 A JPS6442899 A JP S6442899A JP 20022687 A JP20022687 A JP 20022687A JP 20022687 A JP20022687 A JP 20022687A JP S6442899 A JPS6442899 A JP S6442899A
Authority
JP
Japan
Prior art keywords
substrate
terminal section
output terminal
external input
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20022687A
Other languages
Japanese (ja)
Inventor
Chihiro Ikeda
Yoshiya Kudou
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP20022687A priority Critical patent/JPS6442899A/en
Publication of JPS6442899A publication Critical patent/JPS6442899A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To enable the formation of an external input-output terminal section on a substrate and improve the substrate in breakdown strength by a method wherein a wiring pattern and a plating common pattern are formed on the substrate, and the common pattern is removed and the ridge line of the substrate is chamfered concurrently after plating is completed. CONSTITUTION:A wiring pattern 3 and an external input-output terminal section 4 are printed as an outer shape is kept in such a state as a green sheet 2, and a common pattern 8, which is to be connected with the wiring pattern 3 and the terminal section 4, is formed near a ridge line 9 through a screen printing and then calcination is performed. Next, the common pettern 8 is made to be in contact with an external electrode and the external input-output terminal section 4 formed on the surface of the ceramic substrate 1 is subjected to the electroplating, and then a ridge line section is chamfered to remove the common pattern 8. By these processes, the formation of a snap line can be dispensed with, and thus an external input-output terminal section can be formed on a substrate.
JP20022687A 1987-08-11 1987-08-11 Manufacture of ceramic substrate Pending JPS6442899A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20022687A JPS6442899A (en) 1987-08-11 1987-08-11 Manufacture of ceramic substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20022687A JPS6442899A (en) 1987-08-11 1987-08-11 Manufacture of ceramic substrate

Publications (1)

Publication Number Publication Date
JPS6442899A true JPS6442899A (en) 1989-02-15

Family

ID=16420906

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20022687A Pending JPS6442899A (en) 1987-08-11 1987-08-11 Manufacture of ceramic substrate

Country Status (1)

Country Link
JP (1) JPS6442899A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7756529B2 (en) 1997-02-06 2010-07-13 Fujitsu Limited Position information management method and apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7756529B2 (en) 1997-02-06 2010-07-13 Fujitsu Limited Position information management method and apparatus

Similar Documents

Publication Publication Date Title
EP0133917A3 (en) Process for forming a pattern of electrically conductive lines on the top of a ceramic substrate
EP0177686A3 (en) Process for bonding metals to electrophoretically deposited coatings, and printed circuit with plated through holes produced thereby
JPS5642109A (en) Manufacture of substrate for contact
EP0265629A3 (en) Printed circuit card fabrication process with nickel overplate
JPS5536954A (en) Inductance element and its manufacture
JPS645041A (en) Manufacture of ceramic body having superconducting circuit pattern
EP0226399A3 (en) Process for preparation of a stencil or resist image
JPS6442899A (en) Manufacture of ceramic substrate
DE69018420D1 (en) Manufacturing process for an integrated circuit with deposited oxide.
JPS6490589A (en) Manufacture of ceramic circuit board fired at low temperature
JPS6424492A (en) Coil device
JPS5772874A (en) Thermal head and preparation thereof
JPS647528A (en) Manufacture of semiconductor device
JPS6424401A (en) Manufacture of chip resistor
JPS5240962A (en) Fluorescent tube
JPS6442195A (en) Method of forming pattern by lift-off
JPS6459804A (en) Manufacture of laminated inductor
JPS6473702A (en) Manufacture of thick film resistor
JPS6417490A (en) Formation of thick film printed circuit
JPS6431493A (en) Metallized structure of ceramics substrate
JPH02132972U (en)
DE1416437C (en) Carrier plate for microminiaturized switching elements and process for their production
IE831822L (en) Semiconductor device having a ceramic base
FR2558763B1 (en) PROCESS FOR MANUFACTURING A CERAMIC SUBSTRATE, WITH TRANSVERSE ELECTRICAL CONNECTION PLUGS
JPS6471198A (en) Printed substrate for mounting multiterminal parts