JPS56149645A - Instruction word deciphering device of information processor - Google Patents
Instruction word deciphering device of information processorInfo
- Publication number
- JPS56149645A JPS56149645A JP5322380A JP5322380A JPS56149645A JP S56149645 A JPS56149645 A JP S56149645A JP 5322380 A JP5322380 A JP 5322380A JP 5322380 A JP5322380 A JP 5322380A JP S56149645 A JPS56149645 A JP S56149645A
- Authority
- JP
- Japan
- Prior art keywords
- instruction word
- instruction
- contents
- address
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
- G06F9/30196—Instruction operation extension or modification using decoder, e.g. decoder per instruction set, adaptable or programmable decoders
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To ensure a free alteration of architecture, addition of new instruction and alteration of instruction, by constituting an instruction word deciphering device of an information processor with a random access memory. CONSTITUTION:The instruction word read out of the main storage device 1 via the control part 2 is held in the instruction word holding register 3. The address of deciphering device 5 of a random access memory has the contents of the operational code 3 of register 3, and the read output of said device 5 is led to the AND circuit 6 and the control signal line 7. Other contents of register 3 are also led to the circuit 6. The contents of architectures A, B and C containing a detection of the wrong instruction type of instruction word, a control indication for groth of address and an operand fetch control indication in the form of information are read into said device 5 from the loader 9 via the address line 10 and data line 11 to secure an operation by the contents of said device 5.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5322380A JPS56149645A (en) | 1980-04-21 | 1980-04-21 | Instruction word deciphering device of information processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5322380A JPS56149645A (en) | 1980-04-21 | 1980-04-21 | Instruction word deciphering device of information processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56149645A true JPS56149645A (en) | 1981-11-19 |
Family
ID=12936818
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5322380A Pending JPS56149645A (en) | 1980-04-21 | 1980-04-21 | Instruction word deciphering device of information processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56149645A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6167139A (en) * | 1984-09-07 | 1986-04-07 | Sord Comput Corp | Storage media used in computers |
JPS62139046A (en) * | 1985-12-13 | 1987-06-22 | Omron Tateisi Electronics Co | microprocessor |
JPS6334641A (en) * | 1986-07-29 | 1988-02-15 | Nec Corp | Information processor |
JPS6334642A (en) * | 1986-07-29 | 1988-02-15 | Nec Corp | Information processor |
JPS6334643A (en) * | 1986-07-29 | 1988-02-15 | Nec Corp | Information processor |
US7257718B2 (en) * | 2003-05-12 | 2007-08-14 | International Business Machines Corporation | Cipher message assist instructions |
US7356710B2 (en) * | 2003-05-12 | 2008-04-08 | International Business Machines Corporation | Security message authentication control instruction |
-
1980
- 1980-04-21 JP JP5322380A patent/JPS56149645A/en active Pending
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6167139A (en) * | 1984-09-07 | 1986-04-07 | Sord Comput Corp | Storage media used in computers |
JPS62139046A (en) * | 1985-12-13 | 1987-06-22 | Omron Tateisi Electronics Co | microprocessor |
JPS6334641A (en) * | 1986-07-29 | 1988-02-15 | Nec Corp | Information processor |
JPS6334642A (en) * | 1986-07-29 | 1988-02-15 | Nec Corp | Information processor |
JPS6334643A (en) * | 1986-07-29 | 1988-02-15 | Nec Corp | Information processor |
US7257718B2 (en) * | 2003-05-12 | 2007-08-14 | International Business Machines Corporation | Cipher message assist instructions |
US7356710B2 (en) * | 2003-05-12 | 2008-04-08 | International Business Machines Corporation | Security message authentication control instruction |
US7720220B2 (en) | 2003-05-12 | 2010-05-18 | International Business Machines Corporation | Cipher message assist instruction |
US7770024B2 (en) | 2003-05-12 | 2010-08-03 | International Business Machines Corporation | Security message authentication instruction |
US8103860B2 (en) | 2003-05-12 | 2012-01-24 | International Business Machines Corporation | Optional function multi-function instruction |
US8661231B2 (en) | 2003-05-12 | 2014-02-25 | International Business Machines Corporation | Multi-function instruction that determines whether functions are installed on a system |
US9424055B2 (en) | 2003-05-12 | 2016-08-23 | International Business Machines Corporation | Multi-function instruction that determines whether functions are installed on a system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56149645A (en) | Instruction word deciphering device of information processor | |
JPS5680872A (en) | Buffer memory control system | |
JPS57109055A (en) | Readout control system for microinstruction | |
JPS56134397A (en) | Memory function check system for extended ram of electronic equipment | |
JPS573143A (en) | Instruction prefetching system | |
JPS5731049A (en) | Information processing equipment | |
JPS5785148A (en) | Instruction sequence control device | |
JPS56147256A (en) | Program branch system for mini electronic computer | |
JPS56137447A (en) | Information processor | |
JPS5495144A (en) | Malfunction detection system in data processing unit | |
JPS5710853A (en) | Memory device | |
JPS5731078A (en) | Vector data processor | |
JPS56162151A (en) | Information processing device | |
JPS5737795A (en) | Read-only memory element | |
JPS57195374A (en) | Sequential access storage device | |
JPS5533282A (en) | Buffer control system | |
JPS5578365A (en) | Memory control unit | |
JPS5781650A (en) | Data processor | |
JPS554659A (en) | History recording system for data input device | |
JPS5730041A (en) | Control system for local memory | |
JPS5720880A (en) | Pattern reducing system | |
JPS5739464A (en) | Small-sized electronic computer provided with program | |
JPS57166648A (en) | Control system for microprogram | |
JPS5739458A (en) | Operation history memory device | |
JPS5553746A (en) | Microprogram fetch process system |