JPS5450214A - Synchronizing system - Google Patents
Synchronizing systemInfo
- Publication number
- JPS5450214A JPS5450214A JP11649077A JP11649077A JPS5450214A JP S5450214 A JPS5450214 A JP S5450214A JP 11649077 A JP11649077 A JP 11649077A JP 11649077 A JP11649077 A JP 11649077A JP S5450214 A JPS5450214 A JP S5450214A
- Authority
- JP
- Japan
- Prior art keywords
- frame synchronization
- pulses
- error
- outputted
- reset
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To make it possible to receive information without error in PCM transmission by monitoring frame synchronization and multi-frame synchronization independently by a multi-stage counter constitution and synchronizing them with each other. CONSTITUTION:Counters CT-A to CT-G are provided, and CT-A, CT-B, CT-C, CT-D and CT-E count the number of bits in a unit, the number of units, the number of frames, error pulses of FF3 and normal pulses respectively, and fame step- out signal D and frame synchronization establishing signal E are outputted to reset CT-D. Meanwhile, CT-F counts error pulses of FF6 and CT-G counts normal pulses. Then, multi-frame step-out signal F and multi-frame synchronization establishing signal G are outputted to reset CT-F. Thus, frame synchronization and multi-frame synchronization are monitored independently and are synchronized with each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11649077A JPS5450214A (en) | 1977-09-28 | 1977-09-28 | Synchronizing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11649077A JPS5450214A (en) | 1977-09-28 | 1977-09-28 | Synchronizing system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5450214A true JPS5450214A (en) | 1979-04-20 |
Family
ID=14688405
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11649077A Pending JPS5450214A (en) | 1977-09-28 | 1977-09-28 | Synchronizing system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5450214A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56110373A (en) * | 1980-02-05 | 1981-09-01 | Nippon Telegr & Teleph Corp <Ntt> | Tone signal detector |
-
1977
- 1977-09-28 JP JP11649077A patent/JPS5450214A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56110373A (en) * | 1980-02-05 | 1981-09-01 | Nippon Telegr & Teleph Corp <Ntt> | Tone signal detector |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0356012A3 (en) | Tdm demultiplexer | |
| SE8003302L (en) | DEVICE FOR TIME MULTIPLEX DATA TRANSFER | |
| CA2017579A1 (en) | Communication circuit fault detector | |
| SE439406B (en) | TELECOMMUNICATION SWITCHING SYSTEM | |
| GB1320742A (en) | Frame synchronizing circuit for high clock frequency digital communication system | |
| JPS5450214A (en) | Synchronizing system | |
| GB1033069A (en) | Improvements in or relating to code pulse receiver apparatus | |
| CA2003846A1 (en) | Synchronous multiplex transmission apparatus | |
| DE3374255D1 (en) | Synchronous clock producing circuit for a digital signal multiplex apparatus | |
| GB1508986A (en) | Digital network synchronising system | |
| CA1074029A (en) | Framing circuit for digital signals using evenly spaced alternating framing bits | |
| GB1531126A (en) | Frame pulse train synchronisation circuit arrangements | |
| JPS5373909A (en) | Time division multiplex signal transmission system | |
| JPS5440010A (en) | Centralized monitor system for digital transmission network | |
| CN104486038B (en) | A kind of multichannel E1 solves frame method | |
| JPS6490630A (en) | Receiver for multiplex communication | |
| BE828439A (en) | DATA TRANSMISSION PROCESS IN A PLESIOCHRONOUS NETWORK | |
| JPS54115014A (en) | Protection system for frame synchronism | |
| JPS5317002A (en) | Time division multiplex communication system | |
| JPS53105904A (en) | Synchronous pattern detector circuit | |
| KR0157149B1 (en) | BTU frame supervision / control device | |
| JPS5248421A (en) | Monitoring system of pcm communication equipment | |
| KR900004474B1 (en) | Electronic exchange interface circuit | |
| JPS5467310A (en) | Synchronizing method and circuit for digital communication system | |
| SE391252B (en) | SECURITY SYSTEM, INCLUDING A CENTRAL UNIT CONNECTED BY A COMMUNITY CHANNEL WITH SEVERAL LOCAL TERMINAL UNITS FOR RECEIVING INFORMATION FROM THESE DELAYS |