JPH11307303A - Chip part - Google Patents
Chip partInfo
- Publication number
- JPH11307303A JPH11307303A JP10735798A JP10735798A JPH11307303A JP H11307303 A JPH11307303 A JP H11307303A JP 10735798 A JP10735798 A JP 10735798A JP 10735798 A JP10735798 A JP 10735798A JP H11307303 A JPH11307303 A JP H11307303A
- Authority
- JP
- Japan
- Prior art keywords
- hole
- chip component
- conductive
- wiring board
- face
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 claims abstract description 28
- 239000011347 resin Substances 0.000 abstract description 6
- 229920005989 resin Polymers 0.000 abstract description 6
- 239000000853 adhesive Substances 0.000 abstract description 4
- 230000001070 adhesive effect Effects 0.000 abstract description 4
- 238000000034 method Methods 0.000 description 7
- 239000000463 material Substances 0.000 description 4
- 230000000994 depressogenic effect Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000000881 depressing effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 239000003973 paint Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Landscapes
- Details Of Resistors (AREA)
- Structure Of Printed Boards (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、プリント配線基板
に面付実装をするチップ部品に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a chip component which is mounted on a printed wiring board by surface mounting.
【0002】[0002]
【従来の技術】一般的にチップ部品は、半導体回路素
子、抵抗素子、コンデンサ素子、受発光素子、液晶表示
素子などを内蔵する電子部品である。プリント配線基板
にチップ部品を面付実装するためチップ部品の両端には
端面電極が形成されている。2. Description of the Related Art Generally, a chip component is an electronic component containing a semiconductor circuit element, a resistor element, a capacitor element, a light emitting / receiving element, a liquid crystal display element, and the like. End electrodes are formed on both ends of the chip component for mounting the chip component on the printed wiring board.
【0003】従来のスルーホール穴などの配線基板を貫
通する貫通穴を有するプリント配線基板の場合には、チ
ップ部品素子やチップ部品をプリント配線基板に実装搭
載する際のフラックス、半田ペースト、半田などや実装
搭載した電子部品を保護するための接着剤、モールド樹
脂などがプリント配線基板の貫通穴を通じて配線基板の
反対面側に流出し品質不良が発生する。[0003] In the case of a conventional printed wiring board having a through-hole such as a through-hole, the flux, solder paste, solder, and the like when mounting chip component elements and chip components on the printed wiring board are used. Adhesive for protecting electronic components mounted and mounted, mold resin, and the like flow out through the through-holes of the printed wiring board to the opposite surface side of the wiring board, resulting in poor quality.
【0004】従って、図4に示すように従来のチップ部
品を実装搭載するプリント配線基板では、図4(a)の
平面図からわかるようにプリント配線基板1の長手方向
の両端に半円筒形状の端面電極20を形成し、チップ部
品の半田付け代にしている。また、図4(b)の側面図
に示すようにプリント配線基板1の上部外層導体6と下
部外層導体8とを穴内部の導体層7で電気的に導通さ
せ、一方の穴端面を導電性の金属や絶縁性の膜状体で塞
ぐ非貫通導通穴を形成する。この後、プリント配線基板
にチップ部品素子をワイヤ・ボンディング法や表面面付
法で実装搭載し、モールド樹脂で固形化してから非貫通
導通穴のほぼ中央部で切断してチップ部品としている。Accordingly, as shown in FIG. 4, in a conventional printed wiring board on which chip components are mounted, semi-cylindrical ends are formed at both ends in the longitudinal direction of the printed wiring board 1 as can be seen from the plan view of FIG. The end face electrode 20 is formed, which is used as a soldering allowance for chip components. As shown in the side view of FIG. 4B, the upper outer conductor 6 and the lower outer conductor 8 of the printed wiring board 1 are electrically conducted by the conductor layer 7 inside the hole, and one end surface of the hole is made conductive. A non-through conductive hole is formed to be closed by the metal or insulating film. Thereafter, the chip component element is mounted and mounted on a printed wiring board by a wire bonding method or a surface mounting method, solidified with a mold resin, and cut at a substantially central portion of the non-through conduction hole to obtain a chip component.
【0005】[0005]
【発明が解決しようとする課題】従来の技術でも述べた
ように、表面面付用のチップ部品ではチップ部品の直方
体の長手方向の両端にある稜線部に各1ケづつ端面電極
を形成しているがチップ部品の微細配線化、高密度化、
多端子化などを図る必要が生じている。また、プリント
配線基板にチップ部品を面付実装する際、プリント配線
基板の接続ランドとチップ部品の端面電極との接続強度
や接続信頼性の向上のためチップ部品の多端子化が必要
となる。As described in the prior art, in the case of a chip component for attaching a surface, one end electrode is formed on each of the ridges at both ends in the longitudinal direction of the rectangular parallelepiped of the chip component. However, the finer wiring and higher density of chip parts,
There is a need to increase the number of terminals. Further, when mounting a chip component on a printed wiring board with a surface, it is necessary to increase the number of terminals of the chip component in order to improve connection strength and connection reliability between a connection land of the printed wiring board and an end surface electrode of the chip component.
【0006】[0006]
【課題を解決するための手段】図1に示すように、プリ
ント配線基板に面付実装をするチップ部品において、チ
ップ部品素子搭載面側の下方の角部に露呈し陥没してな
る多分割円筒形状やコーナーカット形状の導通溝15
と、この導通溝15の内面に形成する半田付性のよい導
体層7と、この導体層7に接するチップ部品のベース材
であるプリント配線基板の上部外層導体6と下部外層導
体8の両面の外層導体と、前記の導通溝15の一方であ
るチップ部品素子搭載面側の溝端面を塞ぐ導電性、金属
性、絶縁性の膜状体9と、からなる端面電極20を有す
るチップ部品30を提供することができる。ただし、チ
ップ部品素子を搭載するベース材であるプリント配線基
板として片面配線基板や多層配線基板を使用することも
できる。As shown in FIG. 1, in a chip component to be mounted on a printed wiring board, a multi-segmented cylinder exposed and depressed at a lower corner on the chip component element mounting surface side. Conductive groove 15 of shape and corner cut shape
A conductor layer 7 having good solderability formed on the inner surface of the conduction groove 15; and upper and lower outer conductors 6 and 8 of a printed wiring board which is a base material of a chip component in contact with the conductor layer 7. A chip component 30 having an end surface electrode 20 composed of an outer layer conductor and a conductive, metallic, or insulating film-like body 9 for closing a groove end surface on the chip component element mounting surface side, which is one of the conductive grooves 15, is provided. Can be provided. However, a single-sided wiring board or a multilayer wiring board can be used as a printed wiring board which is a base material on which chip component elements are mounted.
【0007】一般的に直方体形状のチップ部品では、チ
ップ部品素子搭載面側の下方の角部に端面電極を4ケ形
成することができる。さらに五角柱形状、六角柱形状、
八角柱形状などにしてチップ部品素子搭載面側の下方の
角部に端面電極を形成すれば5ケ,6ケ,8ケの端面電
極を形成することができる。また、チップ部品素子が大
型で電流容量が大きい場合やアース電極となる場合など
は2〜3ケの端面電極を同電位となるように接続してプ
リント配線板の接続ランドとチップ部品の端面電極との
接続強度や接続信頼性の向上を図ることができる。In general, in a rectangular parallelepiped chip component, four end electrodes can be formed at the lower corners on the chip component element mounting surface side. In addition, pentagonal prism shape, hexagonal prism shape,
By forming an end face electrode in a lower corner on the chip component element mounting surface side in an octagonal column shape or the like, five, six, or eight end face electrodes can be formed. In the case where the chip component element is large and has a large current capacity or is used as a ground electrode, two or three end electrodes are connected so as to have the same potential, and the connection land of the printed wiring board and the end electrode of the chip component are connected. Connection strength and connection reliability can be improved.
【0008】[0008]
【発明の実施の形態】以下、本発明の実施の形態を図に
基づいて説明する。まず、図3に示すようにプリント配
線基板1に所望する形状の上部外層導体、下部外層導
体、この両面の外層導体を電気的に導通させる穴の内面
に形成する導体層、この導通穴の片方の端面を塞ぐ導電
性、金属性、絶縁性などの膜状体9とからなる非貫通導
通穴5を形成する。この場合、1個のチップ部品に必要
な単品を縦と横に連続して多数段多数列に形成する。次
に、膜状体9を形成したチップ部品素子搭載面側にチッ
プ部品素子22を接着剤で固定し、ボンディング・ワイ
ヤ23でチップ部品素子22と配線基板の上部外層導体
に形成した接続ランド24とを接続する。そして多数段
多数列にチップ部品素子22を接続形成する。本図で
は、1個のチップ部品素子22から4ケの端面電極を形
成する例を示してある。その後、モールド樹脂などの被
覆材料で固形化してから非貫通導通穴5のほぼ中央部を
(X1−X1,X2−X2,X3−X3,X4−X4,
Y1−Y1,Y2−Y2)でダイシングカットで切断加
工してチップ部品としている。DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the present invention will be described below with reference to the drawings. First, as shown in FIG. 3, an upper outer conductor, a lower outer conductor having a desired shape on the printed wiring board 1, a conductor layer formed on an inner surface of a hole for electrically connecting the outer conductors on both sides, and one of the conduction holes A non-through conductive hole 5 made of a conductive, metallic, insulating, or other film-like body 9 closing the end face of the non-through hole is formed. In this case, single components required for one chip component are formed in multiple rows and multiple rows continuously in the vertical and horizontal directions. Next, the chip component element 22 is fixed to the chip component element mounting surface side on which the film-like body 9 is formed with an adhesive, and the connection land 24 formed on the chip component element 22 and the upper outer conductor of the wiring board with the bonding wire 23. And connect. Then, the chip component elements 22 are connected and formed in many stages and many rows. In this drawing, an example in which four end face electrodes are formed from one chip component element 22 is shown. Then, after solidifying with a coating material such as a mold resin, the substantially central portion of the non-through conductive hole 5 is set to (X1-X1, X2-X2, X3-X3, X4-X4,
Y1-Y1, Y2-Y2) are cut by dicing to obtain chip components.
【0009】次に、図1の展開図に基づいて本発明のチ
ップ部品の特徴を説明する。前述したように、導通穴の
片方の端面を膜状体9で塞いで非貫通導通穴を形成した
プリント配線基板1にチップ部品素子を搭載し、被覆材
料でチップ部品をモールド化してパッケージ部25を形
成する。その後、切断加工して単体のチップ部品とした
ものである。プリント配線基板1には、所望する形状の
上部外層導体6、下部外層導体8、および両面の外層導
体を電気的に導通させる導体層7からなる導体回路が形
成されている。チップ部品素子をモールド化する際に接
着剤やモールド樹脂が貫通穴を通じて流出しないように
するため貫通穴の片方の端面、つまりチップ部品素子の
搭載面側の端面を塞ぐ膜状体9は導電性や金属性の金属
箔、めっき膜、蒸着膜、導電膜があり、またマスキング
テープ、樹脂塗料膜、フィルム膜などの絶縁性の膜状体
9でもよい。チップ部品の外部へ接続する端子の特徴と
して、チップ部品素子搭載面側、つまりパッケージ部2
5の下方の立体の角部に露呈し陥没して円筒形状の非貫
通導通穴を多分割して導通溝15を形成する。この導通
溝15の内面は半田付性のよい導体層7を端面導体層と
する端面電極20である。本図では直方体形状のチップ
部品素子のパッケージ部25の下方に角部に4ケの端面
電極20を形成した状態のチップ部品30である。Next, the features of the chip component of the present invention will be described with reference to the developed view of FIG. As described above, the chip component element is mounted on the printed wiring board 1 in which one end face of the conduction hole is closed with the film-like body 9 and the non-through conduction hole is formed, and the chip component is molded with the covering material to form the package part 25. To form After that, it is cut into a single chip component. The printed circuit board 1 is formed with a conductor circuit including an upper outer conductor 6, a lower outer conductor 8, and a conductor layer 7 for electrically connecting the outer conductors on both sides of a desired shape. In order to prevent the adhesive or the molding resin from flowing out through the through hole when the chip component element is molded, the film-like body 9 covering one end face of the through hole, that is, the end face on the mounting surface side of the chip component element is conductive. And a metallic metal foil, a plating film, a vapor-deposited film, and a conductive film, and may be an insulating film 9 such as a masking tape, a resin paint film, or a film film. The feature of the terminal connected to the outside of the chip component is that the chip component element mounting surface side, that is, the package portion 2
The conductive groove 15 is formed by exposing and depressing at the corner of the solid below 5 to divide the cylindrical non-through conductive hole into multiple parts. The inner surface of the conduction groove 15 is an end surface electrode 20 having the conductor layer 7 having good solderability as an end surface conductor layer. In this drawing, the chip component 30 is a state in which four end face electrodes 20 are formed at corners below the package portion 25 of the chip component element having a rectangular parallelepiped shape.
【0010】なお、図2の平面図に示してあるように立
体の角部の端面電極20Aのみでなく、チップ部品30
のプリント配線基板への接続面側つまりチップ部品30
の底部の稜線部に陥没し露呈している稜線部の端面電極
20Bを形成することもできる。このようにして多数の
端面電極を有するチップ部品30を形成することにより
チップ部品の多端子化、小型化、微細配線化、高密度化
などを図ることができる。As shown in the plan view of FIG. 2, not only the end electrode 20A of the three-dimensional corner portion but also the chip component 30 is formed.
Side of the connection to the printed wiring board, ie, the chip component 30
The edge electrode 20B of the ridge line portion which is depressed and exposed at the bottom ridge line portion can be formed. By forming the chip component 30 having a large number of end face electrodes in this way, it is possible to achieve multi-terminal, miniaturization, fine wiring, and high density of the chip component.
【0011】[0011]
【発明の効果】本発明によって、ワイヤ・ボンディング
法で接続していた電子部品を非貫通導通穴付近の微細配
線化した接続ランドにボンディング・ワイヤで接続し、
非貫通導通穴を分割した端面電極を立体チップ部品の角
部や稜線部に多数(4ケ〜16ケ)設定することによ
り、一般的な表面面付実装のできるチップ部品を提供す
ることができる。チップ部品の多端子化、小型化、微細
配線化、高密度化などの他にプリント配線基板の接続ラ
ンドとチップ部品の端面電極との接続強度接続信頼性の
向上を図ることもできる。According to the present invention, an electronic component connected by a wire bonding method is connected to a finely wired connection land near a non-through conduction hole by a bonding wire.
By setting a large number (4 to 16) of the end surface electrodes obtained by dividing the non-through conduction holes at the corners and ridges of the three-dimensional chip component, it is possible to provide a chip component that can be mounted with a general surface. . In addition to increasing the number of terminals, miniaturization, finer wiring, and higher density of the chip component, the connection strength between the connection land of the printed wiring board and the end surface electrode of the chip component can be improved.
【図1】本発明のチップ部品の展開図。FIG. 1 is a development view of a chip component of the present invention.
【図2】本発明の多数の端面電極を有するチップ部品の
平面図。FIG. 2 is a plan view of a chip component having a large number of end face electrodes of the present invention.
【図3】本発明のチップ部品の製造方法を説明する平面
図。FIG. 3 is a plan view illustrating a method for manufacturing a chip component according to the present invention.
【図4】従来の端面電極を有するチップ部品の平面図と
側面図。FIG. 4 is a plan view and a side view of a conventional chip component having end electrodes.
1…配線基板 5…非貫通導通穴 6…上部外層導体 7
…導体層 8…下部外層導体 9…膜状体 15…導通溝 20…端
面電極 22…チップ部品素子 23…ボンディング・ワイヤ 2
4…接続ランド 25パッケージ部 30…チップ部品。DESCRIPTION OF SYMBOLS 1 ... Wiring board 5 ... Non-through conduction hole 6 ... Upper outer layer conductor 7
... Conductor layer 8 ... Lower outer layer conductor 9 ... Membrane 15 ... Conduction groove 20 ... End face electrode 22 ... Chip component element 23 ... Bonding wire 2
4. Connection land 25 Package part 30 ... Chip component.
─────────────────────────────────────────────────────
────────────────────────────────────────────────── ───
【手続補正書】[Procedure amendment]
【提出日】平成11年5月17日[Submission date] May 17, 1999
【手続補正1】[Procedure amendment 1]
【補正対象書類名】明細書[Document name to be amended] Statement
【補正対象項目名】特許請求の範囲[Correction target item name] Claims
【補正方法】変更[Correction method] Change
【補正内容】[Correction contents]
【特許請求の範囲】[Claims]
Claims (2)
プ部品において、チップ部品素子搭載面側の下方の角部
に露呈して形成する導通溝(15)と、この導通溝の内
面に形成する導体層(7)と、この導体層に接する配線
基板の両面の外層導体(6,8)と、前記の導通溝の一
方の溝端面を塞ぐ膜状体(9)と、からなる端面電極
(20)を有することを特徴とするチップ部品(3
0)。In a chip component mounted on a printed wiring board with a surface, a conduction groove (15) formed by exposing at a lower corner portion on a chip component element mounting surface side and an inner surface of the conduction groove. An end face electrode (7) comprising a conductor layer (7), outer layer conductors (6, 8) on both sides of the wiring board in contact with the conductor layer, and a film-like body (9) for closing one of the conductive grooves. 20) chip components (3)
0).
子搭載面側の下方の角部に複数の端面電極(20)を有
することを特徴とするチップ部品(30)。2. The chip component (30) according to claim 1, further comprising a plurality of end electrodes (20) at a lower corner on the chip component element mounting surface side.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10107357A JP3061031B2 (en) | 1998-04-17 | 1998-04-17 | Printed wiring board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10107357A JP3061031B2 (en) | 1998-04-17 | 1998-04-17 | Printed wiring board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11307303A true JPH11307303A (en) | 1999-11-05 |
| JP3061031B2 JP3061031B2 (en) | 2000-07-10 |
Family
ID=14457031
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10107357A Expired - Fee Related JP3061031B2 (en) | 1998-04-17 | 1998-04-17 | Printed wiring board |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3061031B2 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2014042037A (en) * | 2010-12-28 | 2014-03-06 | Murata Mfg Co Ltd | Electronic component |
| US9241408B2 (en) | 2010-12-28 | 2016-01-19 | Murata Manufacturing Co., Ltd. | Electronic component |
| CN108257878A (en) * | 2018-01-11 | 2018-07-06 | 郑州云海信息技术有限公司 | A kind of method for enhancing QFN welded encapsulation effects and QFN encapsulation |
| CN108831871A (en) * | 2018-06-08 | 2018-11-16 | 郑州云海信息技术有限公司 | A kind of design method promoting QFN encapsulating parts welding quality |
-
1998
- 1998-04-17 JP JP10107357A patent/JP3061031B2/en not_active Expired - Fee Related
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2014042037A (en) * | 2010-12-28 | 2014-03-06 | Murata Mfg Co Ltd | Electronic component |
| JPWO2012090986A1 (en) * | 2010-12-28 | 2014-06-05 | 株式会社村田製作所 | Electronic components |
| US9241408B2 (en) | 2010-12-28 | 2016-01-19 | Murata Manufacturing Co., Ltd. | Electronic component |
| CN108257878A (en) * | 2018-01-11 | 2018-07-06 | 郑州云海信息技术有限公司 | A kind of method for enhancing QFN welded encapsulation effects and QFN encapsulation |
| CN108831871A (en) * | 2018-06-08 | 2018-11-16 | 郑州云海信息技术有限公司 | A kind of design method promoting QFN encapsulating parts welding quality |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3061031B2 (en) | 2000-07-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4495546A (en) | Hybrid integrated circuit component and printed circuit board mounting said component | |
| US6760227B2 (en) | Multilayer ceramic electronic component and manufacturing method thereof | |
| EP1061536B1 (en) | Chip capacitor | |
| US6259348B1 (en) | Surface mounting type electronic component incorporating safety fuse | |
| US7473852B2 (en) | Printed-circuit board and circuit unit incorporating the circuit board | |
| JP3061031B2 (en) | Printed wiring board | |
| JPH07336030A (en) | Structure of solder land of printed wiring board | |
| JP2789406B2 (en) | Circuit board | |
| JP2512828B2 (en) | Chip component mounting method | |
| JPS627109A (en) | Manufacture of network electronic component | |
| JP2524482B2 (en) | QFP structure semiconductor device | |
| JP3232723B2 (en) | Electronic circuit device and method of manufacturing the same | |
| JP3441544B2 (en) | Circuit board and mother circuit board connection method | |
| JPH0458189B2 (en) | ||
| CN213586442U (en) | Electronic circuit assembly | |
| JPH0722730A (en) | Composite electronic components | |
| JPH0349420Y2 (en) | ||
| JP2840293B2 (en) | TAB tape and semiconductor device using the same | |
| KR19990002341A (en) | Printed circuit board for mixing heterogeneous chip parts and manufacturing method | |
| JPH06152092A (en) | Surface mount board assembly | |
| JPS58182430U (en) | Flat package integrated circuit mounting equipment | |
| JPH11204313A (en) | Electronic component and manufacture thereof | |
| JPS62132396A (en) | Mounting of chip parts | |
| JP2881264B2 (en) | Electronic component mounting board with mounting recess | |
| JPH02281648A (en) | Structure of hybrid integrated circuit component |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080428 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090428 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090428 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100428 Year of fee payment: 10 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100428 Year of fee payment: 10 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100428 Year of fee payment: 10 |
|
| R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100428 Year of fee payment: 10 |
|
| R370 | Written measure of declining of transfer procedure |
Free format text: JAPANESE INTERMEDIATE CODE: R370 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100428 Year of fee payment: 10 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100428 Year of fee payment: 10 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110428 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120428 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120428 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130428 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130428 Year of fee payment: 13 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140428 Year of fee payment: 14 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |