JPH11178319A - Gate signal control method for power converter with auxiliary resonance commutation circuit - Google Patents
Gate signal control method for power converter with auxiliary resonance commutation circuitInfo
- Publication number
- JPH11178319A JPH11178319A JP9362325A JP36232597A JPH11178319A JP H11178319 A JPH11178319 A JP H11178319A JP 9362325 A JP9362325 A JP 9362325A JP 36232597 A JP36232597 A JP 36232597A JP H11178319 A JPH11178319 A JP H11178319A
- Authority
- JP
- Japan
- Prior art keywords
- current
- resonance
- auxiliary
- switch element
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Landscapes
- Power Conversion In General (AREA)
- Inverter Devices (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、主スイッチ素子を
直列接続した接続点と直列接続された分圧平滑コンデン
サの接続点間に双方向の補助スイッチと共振リアクトル
の直列回路からなる補助共振転流回路付電力変換装置の
ゲート信号制御方法に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an auxiliary resonance transformer comprising a series circuit of a bidirectional auxiliary switch and a resonance reactor between a connection point of a main switch element connected in series and a connection point of a voltage dividing smoothing capacitor connected in series. The present invention relates to a gate signal control method for a power converter with a flow circuit.
【0002】[0002]
【従来の技術】先に出願済みの特開平7ー337022
にて説明した如くは、米国のWilliam McMu
rrayによる回路が大容量の電力変換装置として実用
し得る方式であり、本発明はその改良に関わるものであ
る。以下、従来の技術を図によって説明する。図5は補
助共振転流回路を用いた電力変換装置の従来の回路図で
あり、Eは直流電源、CD1,CD2は直流電源を分圧
するための直列接続された分圧平滑コンデンサ、S1,
S2は主スイッチ素子、D1,D2は主スイッチ素子S
1,S2の逆並列ダイオード、C1,C2は主スイッチ
素子S1,S2に並列接続された共振コンデンサ、Lは
共振リアクトル、SA1,SA2は双方向スイッチを構
成する補助スイッチ素子である。また、図5中Vcは共
振コンデンサ両端の電圧、Irは共振リアクトルに流れ
る電流、Ioは負荷電流を示している。2. Description of the Related Art A previously filed Japanese Patent Application Laid-Open No. 7-337022
As described in the above, William McMu of the United States
The circuit according to the rray is a method that can be practically used as a large-capacity power converter, and the present invention relates to an improvement thereof. Hereinafter, the related art will be described with reference to the drawings. FIG. 5 is a conventional circuit diagram of a power conversion device using an auxiliary resonance commutation circuit, where E is a DC power supply, CD1 and CD2 are series-connected voltage-smoothing capacitors for dividing the DC power supply, and S1 and S2.
S2 is a main switch element, D1 and D2 are main switch elements S
1 and S2 are antiparallel diodes, C1 and C2 are resonance capacitors connected in parallel to the main switch elements S1 and S2, L is a resonance reactor, and SA1 and SA2 are auxiliary switch elements forming a bidirectional switch. In FIG. 5, Vc denotes a voltage across the resonance capacitor, Ir denotes a current flowing through the resonance reactor, and Io denotes a load current.
【0003】負荷電流IoがダイオードD2に流れてい
る状態から主スイッチ素子S1に転流していく状況を以
下に説明する。なお、Eは直流電源電圧、各電流・電圧
は矢印の向き正とする。図6は、共振コンデンサC1の
電圧Vc、共振リアクトルLの電流Irの転流動作時の
波形である。双方向の補助スイッチ素子SA1が時点t
0でターンオンすることによって、前記直流電源に接続
した分圧平滑コンデンサで分圧された電圧が共振リアク
トルLの両端に印加され、共振リアクトルLに流れる電
流は直線的に増加する。この電流が負荷電流Ioに等し
くなる時刻t1においてダイオードD2に流れていた環
流電流が零となり、ダイオードD2がオフになる。ダイ
オードD2がオフになると共振リアクトルLに流れてい
た電流が共振コンデンサC1,C2に流れるようにな
り、共振コンデンサC1,C2と共振リアクトルLによ
る共振動作が始まる。共振コンデンサC1の電圧Vcが
零となった時点t2で主スイッチ素子S1をオンさせ
る。これが,本回路の特徴の一つである零電圧スイッチ
ングである。A situation in which the load current Io commutates from the state flowing through the diode D2 to the main switch element S1 will be described below. Note that E is a DC power supply voltage, and each current and voltage is positive in the direction of the arrow. FIG. 6 shows waveforms during the commutation operation of the voltage Vc of the resonance capacitor C1 and the current Ir of the resonance reactor L. When the bidirectional auxiliary switch element SA1 is at time t
By turning on at 0, the voltage divided by the voltage dividing and smoothing capacitor connected to the DC power supply is applied to both ends of the resonance reactor L, and the current flowing through the resonance reactor L increases linearly. At time t1 when this current becomes equal to the load current Io, the circulating current flowing through the diode D2 becomes zero, and the diode D2 is turned off. When the diode D2 is turned off, the current flowing in the resonance reactor L flows to the resonance capacitors C1 and C2, and the resonance operation by the resonance capacitors C1 and C2 and the resonance reactor L starts. At time t2 when the voltage Vc of the resonance capacitor C1 becomes zero, the main switch element S1 is turned on. This is zero voltage switching, which is one of the features of this circuit.
【0004】[0004]
【発明が解決しようとする課題】しかし、補助スイッチ
素子SA1ターンオン後、主スイッチ素子S1をターン
オンさせるまでの時間は負荷電流Ioや直流電源Eの電
圧により変化し、さらに実際問題として主スイッチ素子
の逆並列ダイオードの逆回復時間など温度によって変化
する要素もあるため、この電圧Vcが零となる時間を固
定できない。時間を固定した場合、主スイッチ素子のオ
ン時には必ずしも電圧Vcが零でなく零電圧スイッチン
グが達成できず、素子損失の増大、EMIノイズの増加
などの問題が生じる。従来は素子損失が増えることを承
知のうえで補助スイッチ素子ターンオンから主スイッチ
素子ターンオンまでの時間を一定で行ったり、負荷電流
の大きさ、直流電圧の大きさからその時間を推定するな
どの方法が取られていた。However, the time from turning on the auxiliary switch element SA1 to turning on the main switch element S1 varies depending on the load current Io and the voltage of the DC power supply E. Since there are elements that change with temperature, such as the reverse recovery time of the antiparallel diode, the time during which this voltage Vc becomes zero cannot be fixed. When the time is fixed, the voltage Vc is not always zero when the main switch element is turned on, so that zero-voltage switching cannot be achieved, causing problems such as an increase in element loss and an increase in EMI noise. Conventionally, knowing that the element loss increases, the method from turning on the auxiliary switch element to turning on the main switch element is fixed, or the time is estimated from the magnitude of the load current and DC voltage. Had been taken.
【0005】零電圧スイッチングを達成するために共振
コンデンサ電圧Vcを検出して制御する方法も考えられ
るが、特に高電圧回路では共振コンデンサの電圧Vcの
検出が極めて困難で、安全性、信頼性に問題が生じる。
また、前記のスイッチングのタイミングを推定する場
合、主スイッチ素子の逆並列ダイオードの逆回復時間な
ど温度によって変化する要素に対応できず、また多くの
センサーと高速の演算可能な計算機などの複雑な制御回
路を必要とする。特に、前記転流期間は通常のインバー
タのデッドタイムに相当するため、時間も数μ秒程度で
高速に制御する必要があり、実用上零電圧スイッチング
の制御は難しかった。本発明は、このような課題を解消
するためになされたものである。A method of detecting and controlling the resonance capacitor voltage Vc in order to achieve zero voltage switching is also conceivable, but it is extremely difficult to detect the voltage Vc of the resonance capacitor particularly in a high-voltage circuit, resulting in safety and reliability. Problems arise.
Further, when estimating the switching timing, it is not possible to cope with an element that changes with temperature, such as a reverse recovery time of an anti-parallel diode of a main switch element, and complicated control such as many sensors and a computer capable of high-speed operation is performed. Requires a circuit. In particular, since the commutation period corresponds to the dead time of an ordinary inverter, it is necessary to control the commutation period at a high speed of about several microseconds, and it has been practically difficult to control the zero voltage switching. The present invention has been made to solve such a problem.
【0006】[0006]
【課題を解決するための手段】本発明は、直流電源、該
直流電源に並列接続され、逆並列ダイオードと共振コン
デンサを並列に備えた主スイッチ素子2組より成る直列
接続体、前記直流電源の電圧を2分割するための分圧平
滑コンデンサ、該分圧平滑コンデンサの電圧分圧点に一
端が接続され、双方向の補助スイッチ素子と共振リアク
トルの直列回路からなる補助共振転流回路、該補助共振
転流回路の他の一端と前記直列接続体の中間点との間に
一次巻線が接続された変流器、該変流器の一次巻線と前
記補助共振転流回路の接続点に一端を接続した負荷から
なる電力変換装置において、前記補助スイッチ素子導通
後、前記共振コンデンサと前記共振リアクトルによる共
振電流のピーク値を経過した後で、かつ、前記変流器出
力電流が所定の電流値以下の状態にて主スイッチ素子を
点弧させることにより零電圧スイッチングを実現するも
のである。SUMMARY OF THE INVENTION The present invention provides a DC power supply, a series-connected body comprising two sets of main switch elements connected in parallel to the DC power supply and having an antiparallel diode and a resonance capacitor in parallel. A voltage dividing / smoothing capacitor for dividing the voltage into two, an auxiliary resonance commutation circuit having one end connected to a voltage dividing point of the voltage dividing / smoothing capacitor and comprising a series circuit of a bidirectional auxiliary switch element and a resonance reactor; A current transformer having a primary winding connected between the other end of the resonant commutation circuit and an intermediate point of the series-connected body, at a connection point between the primary winding of the current transformer and the auxiliary resonance commutation circuit; In a power conversion device including a load having one end connected thereto, after the auxiliary switch element is turned on, after a peak value of a resonance current due to the resonance capacitor and the resonance reactor has passed, and the output current of the current transformer is a predetermined current, It realizes the zero voltage switching by firing the main switching element at a value less state.
【0007】[0007]
【発明の実施の形態】以下、図面を参照しながら本発明
の実施例を説明する。図1は本発明に関わる補助共振転
流回路付電力変換装置の回路図を示し、CTは変流器、
GA1,GA2はそれぞれ主スイッチ素子のゲート回
路、GAA1,GAA2はそれぞれ補助スイッチ素子の
ゲート回路、Isは変流器に流れる電流を示している。
なお、図5と同一符号の部分は同一機能、同一構成の部
分である。Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 shows a circuit diagram of a power converter with an auxiliary resonance commutation circuit according to the present invention, wherein CT is a current transformer,
GA1 and GA2 indicate the gate circuits of the main switch elements, GAA1 and GAA2 indicate the gate circuits of the auxiliary switch elements, and Is indicates the current flowing through the current transformer.
Note that the portions denoted by the same reference numerals as those in FIG. 5 have the same function and the same configuration.
【0008】図3は、図1中の主回路素子点弧タイミン
グ制御回路の概念図であり、R1、R2は抵抗器、CO
MP1,COMP2はコンパレータ、DFF1,DFF
2はDフリップフロップである。制御信号SG1,SG
2はCPUなどにより制御された信号で、SG1がレベ
ルHでS1をオンさせるための条件を与え、レベルLで
S1のオフ信号命令となる。同様に、SG2がレベルH
でS2をオンさせるための条件を与え、レベルLでS2
のオフ信号命令となる。FIG. 3 is a conceptual diagram of the main circuit element firing timing control circuit in FIG. 1, where R1 and R2 are resistors, CO
MP1 and COMP2 are comparators, DFF1 and DFF
2 is a D flip-flop. Control signals SG1, SG
Reference numeral 2 denotes a signal controlled by a CPU or the like, which gives a condition for turning on S1 when SG1 is at level H, and gives a signal for turning off S1 at level L. Similarly, SG2 is at level H
The condition for turning on S2 is given by
Off signal command.
【0009】すなわち、変流器CTの検出信号を抵抗器
R1,R2で検出し、さらにコンパレータCOMP1,
COMP2で零電流を検出する。その後、制御信号SG
1,SG2に対し、前記コンパレータの検出信号とDフ
リップフロップDFF1,DFF2で同期させ、主スイ
ッチ素子にオンゲートを出力する。具体的には、COM
P2の出力信号SCOMP2の立ち下がり、及び、CO
MP1の出力信号SCOMP1の立ち下がりでそれぞれ
DフリップフロップDFF1,DFF2で同期し、主ス
イッチ素子S1あるいはS2のオンゲート信号に相当す
るGS1あるいはGS2が出力される。なお、前述の入
力信号SG1は、同時に補助スイッチ素子SA1のゲー
ト回路GAA1にも与えられるので、SG1信号がレベ
ルHになると補助スイッチ素子SA1が導通し、同様
に、入力信号SG2は、同時に補助スイッチ素子SA2
のゲート回路GAA2にも与えられるので、SG2信号
がレベルHになると補助スイッチ素子SA2が導通す
る。That is, the detection signal of the current transformer CT is detected by the resistors R1 and R2,
Zero current is detected by COMP2. After that, the control signal SG
1 and SG2, the detection signals of the comparator are synchronized with D flip-flops DFF1 and DFF2, and an on-gate is output to the main switch element. Specifically, COM
The falling edge of the output signal SCOMP2 of P2 and CO
The falling of the output signal SCOMP1 of MP1 synchronizes with the D flip-flops DFF1 and DFF2, respectively, and outputs GS1 or GS2 corresponding to the on-gate signal of the main switch element S1 or S2. Since the input signal SG1 is simultaneously supplied to the gate circuit GAA1 of the auxiliary switch element SA1, the auxiliary switch element SA1 is turned on when the SG1 signal goes to level H. Similarly, the input signal SG2 is simultaneously input to the auxiliary switch element SA1. Element SA2
When the SG2 signal goes to level H, the auxiliary switch element SA2 is turned on.
【0010】図2は図1、図3に示す各部の電流・電圧
波形と主回路素子点弧タイミング制御回路の各部信号波
形を、負荷電流の向き、転流方向ごとに示している。同
図において、S1ゲート信号は図1における主スイッチ
素子S1へのゲート信号、S2ゲート信号は図1におけ
る主スイッチ素子S2へのゲート信号、SA1ゲート信
号は図1における補助スイッチ素子SA1へのゲート信
号、SA2ゲート信号は図1における主スイッチ素子S
A2へのゲート信号である。これら4つのゲート信号
は、レベルHでオンゲート信号、レベルLでオフゲート
信号である。FIG. 2 shows the current / voltage waveforms of each part shown in FIGS. 1 and 3 and the signal waveforms of each part of the main circuit element firing timing control circuit for each direction of load current and commutation direction. In the figure, the S1 gate signal is a gate signal to the main switch element S1 in FIG. 1, the S2 gate signal is a gate signal to the main switch element S2 in FIG. 1, and the SA1 gate signal is a gate to the auxiliary switch element SA1 in FIG. Signal and SA2 gate signal are the main switch element S in FIG.
This is a gate signal to A2. These four gate signals are on-gate signals at level H and off-gate signals at level L.
【0011】図2中の状態1は、図6と同一のタイミン
グ、すなわち、逆並列ダイオードD2が導通している状
態において、補助スイッチ素子SA1を導通させた場合
の状況を示し、共振電流が最大値に達した後で、かつ変
流器電流Isが0A、従って、Vc=0Vになる時刻t
2においてSCOMP2の立ち下がりに同期してS1ゲ
ート信号がレベルHになり、主スイッチ素子S1の零電
圧スイッチングがなされる。同様に、状態4は、逆並列
ダイオードD1が導通している状態において、補助スイ
ッチ素子SA2を導通させた場合の状況を示し、共振電
流が最大値に達した後で、かつ変流器電流Isが0A、
従って、Vc=0Vになる時刻t2においてSCOMP
1の立ち下がりに同期してS2ゲート信号がレベルHに
なり、主スイッチ素子S2の零電圧スイッチングがなさ
れる。State 1 in FIG. 2 shows a state when the auxiliary switch element SA1 is turned on at the same timing as in FIG. 6, that is, when the anti-parallel diode D2 is turned on. At which time the current transformer current Is reaches 0 A, and therefore Vc = 0 V
In S2, the S1 gate signal goes high in synchronization with the fall of SCOMP2, and the zero voltage switching of the main switch element S1 is performed. Similarly, state 4 shows a state in which the auxiliary switching element SA2 is turned on while the anti-parallel diode D1 is on, and after the resonance current reaches the maximum value and the current transformer current Is Is 0A,
Therefore, at time t2 when Vc = 0V, SCOMP
In synchronization with the fall of 1, the S2 gate signal goes to level H, and the zero voltage switching of the main switch element S2 is performed.
【0012】以上の説明では、各回路素子が理想的な場
合であって、実際には回路損失によって若干電圧を持つ
場合があるが、いずれの場合も電流Isは零になる時点
t2で共振コンデンサC1の電圧Vcが極小値になる。
つまり、電圧Vcと電流Isの相補性を利用し、電流I
sに対し正負検知を行い、主スイッチ素子のオンゲート
タイミングを制御する。以上のように主回路素子点弧タ
イミング制御回路を構成した実施形態によれば、負荷電
流Ioが変化し、負荷電流や直流電源などの変化があっ
ても確実に主スイッチ素子S1,S2をほぼ零電圧でス
イッチングできる。In the above description, each circuit element is an ideal case and may actually have a slight voltage due to circuit loss. In any case, the resonance capacitor is set at time t2 when the current Is becomes zero. The voltage Vc of C1 becomes a minimum value.
That is, utilizing the complementarity of the voltage Vc and the current Is, the current Ic
s is sensed to control the on-gate timing of the main switch element. According to the embodiment in which the main circuit element firing timing control circuit is configured as described above, the main switch elements S1 and S2 can be almost reliably set even if the load current Io changes and the load current or the DC power supply changes. Can be switched at zero voltage.
【0013】また、図3のような主回路素子点弧タイミ
ング制御回路を構成することにより、図2の状態2では
ダイオードD2に、状態3ではダイオードD1に負荷電
流が環流している場合、状態2では主スイッチ素子S2
に、状態3では主スイッチ素子S1にゲート信号を出さ
ないように制御できるため、主スイッチ素子への不要な
ゲート信号を防止できる。図4では、図2の状態2及び
状態3での負荷電流が小さい場合の電流Isの電流波形
と主スイッチ素子点弧タイミング制御回路の各部タイム
チャートを示している。図4において、負荷電流が極性
を反転する時点3で電流Isが零になった場合でも状態
2ではコンパレータCOMP2が、状態2ではコンパレ
ータCOMP1がH→Lとなり、それぞれ信号GS2,
GS1がハイレベルになるため主スイッチ素子をオンす
ることができる。By configuring the main circuit element firing timing control circuit as shown in FIG. 3, when the load current flows to the diode D2 in the state 2 of FIG. 2, the main switch element S2
In addition, in state 3, control can be performed so that a gate signal is not output to the main switch element S1, so that unnecessary gate signals to the main switch element can be prevented. FIG. 4 shows a current waveform of the current Is and a time chart of each part of the main switch element firing timing control circuit when the load current in the state 2 and the state 3 in FIG. 2 is small. In FIG. 4, even when the current Is becomes zero at the time point 3 when the load current reverses the polarity, the comparator COMP2 in the state 2 changes from H to L in the state 2, and the signals GS2 and GS2 respectively.
Since GS1 becomes high level, the main switch element can be turned on.
【0014】本発明によれば、変流器を用いて2次巻線
に変流された信号が得ることにより主回路からの絶縁も
容易に行われ、ノイズの伝搬も少ないため一次電流波形
に忠実な二次電流を安全に取り出すことができ、さらに
零電流検出で制御するため、温度による回路のドリフト
などの影響を受け難いため零電圧スイッチング制御が容
易になる。零電圧スイッチングは、主スイッチ素子の素
子損失とEMIノイズの低減を可能とする。また、負荷
電流も同時に検出しているので、どちらか一方の主スイ
ッチ素子の逆並列ダイオードが環流中の不要なパルス信
号を防止できるという効果も併せ持っている。According to the present invention, by obtaining a signal transformed to the secondary winding by using the current transformer, the insulation from the main circuit is easily performed and the propagation of the noise is small, so that the primary current waveform is formed. A faithful secondary current can be safely extracted, and furthermore, control is performed by detecting zero current, so that it is hardly affected by circuit drift due to temperature and the like, so that zero voltage switching control becomes easy. Zero voltage switching allows for a reduction in element loss and EMI noise of the main switch element. Further, since the load current is also detected at the same time, the anti-parallel diode of one of the main switch elements also has the effect of preventing unnecessary pulse signals during circulation.
【0015】[0015]
【発明の効果】以上の説明から明らかなように、本発明
によれば次の利点がある。すなわち、電流検出のため変
流器と簡単な制御回路により簡単で確実な零電圧スイッ
チングを実現でき、主スイッチ素子の損失の低減・EM
Iノイズの低減が可能となる。また、主スイッチ素子へ
の不要なゲート信号を防止できる。実施例で示した制御
回路はあくまでも概念的なものであり、本発明は補助共
振転流回路を用いた電力変換装置において、前記主スイ
ッチ素子を直列接続した接続点と出力端子間に設置した
変流器に流れる電流が転流期間中に零電流となるところ
で主スイッチ素子を制御するゲート制御方法に関するも
のである。As is apparent from the above description, the present invention has the following advantages. That is, simple and reliable zero-voltage switching can be realized by a current transformer and a simple control circuit for current detection, and the loss of the main switch element is reduced.
I noise can be reduced. Also, unnecessary gate signals to the main switch element can be prevented. The control circuit shown in the embodiment is conceptual only, and the present invention relates to a power converter using an auxiliary resonance commutation circuit, a transformer provided between a connection point where the main switch elements are connected in series and an output terminal. The present invention relates to a gate control method for controlling a main switch element when a current flowing through a current transformer becomes zero during a commutation period.
【図1】図1は本発明における電力変換回路と実施例の
要部を示す回路図である。FIG. 1 is a circuit diagram showing a main part of a power conversion circuit and an embodiment of the present invention.
【図2】図2は図1の動作を説明する波形と制御回路の
タイミングチャートである。FIG. 2 is a waveform chart for explaining the operation of FIG. 1 and a timing chart of a control circuit.
【図3】図3は主回路点弧タイミング素子制御回路の要
部構成を示す回路図である。FIG. 3 is a circuit diagram showing a main configuration of a main circuit firing timing element control circuit.
【図4】図4は図1の動作を説明する波形と制御回路の
タイミングチャートである。FIG. 4 is a timing chart of a control circuit and waveforms for explaining the operation of FIG. 1;
【図5】図5は補助共振転流回路をもつ電力変換器の基
本回路を示す回路図である。FIG. 5 is a circuit diagram showing a basic circuit of a power converter having an auxiliary resonance commutation circuit.
【図6】図6は図5の回路動作を説明するための波形図
である。FIG. 6 is a waveform chart for explaining the operation of the circuit in FIG. 5;
E 直流電源 CD1,CD2 分圧平滑コンデンサ S1,S2 主スイッチ素子 D1,D2 逆並列ダイオード C1,C2 共振コンデンサ L 共振リアクトル SA1、SA2 補助スイッチ素子 CT 変流器 Vc 共振コンデンサ電圧 Ir 共振リアクトル電流 Io 負荷電流 Is 変流器電流 GA1,GA2 主スイッチ素子ゲート回
路 GAA1,GAA2 補助スイッチ素子ゲ
ート回路 SG1 S1ゲート信号命令(G
AA1入力信号) SG2 S2ゲート信号命令(G
AA2入力信号) SCOMP1,SCOMP2 コンパレータ出力信号 GS1,GS2 点弧タイミング制御回路
出力信号 R1,R2 抵抗器 COMP1,COMP2 コンパレータ DFF1,DFF2 DフリップフロップE DC power supply CD1, CD2 Voltage dividing smoothing capacitor S1, S2 Main switch element D1, D2 Anti-parallel diode C1, C2 Resonant capacitor L Resonant reactor SA1, SA2 Auxiliary switch element CT Current transformer Vc Resonant capacitor voltage Ir Resonant reactor current Io Load Current Is Current transformer current GA1, GA2 Main switch element gate circuit GAA1, GAA2 Auxiliary switch element gate circuit SG1 S1 gate signal command (G
AA1 input signal) SG2 S2 gate signal command (G
AA2 input signal) SCOMP1, SCOMP2 Comparator output signal GS1, GS2 Firing timing control circuit output signal R1, R2 Resistor COMP1, COMP2 Comparator DFF1, DFF2 D flip-flop
Claims (1)
逆並列ダイオードと共振コンデンサを並列に備えた主ス
イッチ素子2組より成る直列接続体、前記直流電源の電
圧を2分割するための分圧平滑コンデンサ、該分圧平滑
コンデンサの電圧分圧点に一端が接続され、双方向の補
助スイッチ素子と共振リアクトルの直列回路からなる補
助共振転流回路、該補助共振転流回路の他の一端と前記
直列接続体の中間点との間に一次巻線が接続された変流
器、該変流器の一次巻線と前記補助共振転流回路の接続
点に一端を接続した負荷からなる電力変換装置におい
て、前記補助スイッチ素子導通後、前記共振コンデンサ
と前記共振リアクトルによる共振電流のピーク値を経過
した後で、かつ、前記変流器出力電流が所定の電流値以
下の状態にて主スイッチ素子を点弧させることを特徴と
する補助共振転流回路付電力変換装置のゲート信号制御
方法。1. A DC power supply, connected in parallel to the DC power supply,
A series connection body composed of two sets of main switch elements each having an anti-parallel diode and a resonance capacitor in parallel, a voltage division smoothing capacitor for dividing the voltage of the DC power supply into two, and one end at a voltage division point of the voltage division smoothing capacitor. Is connected, an auxiliary resonance commutation circuit comprising a series circuit of a bidirectional auxiliary switch element and a resonance reactor, and a primary winding is provided between another end of the auxiliary resonance commutation circuit and an intermediate point of the series connection body. In the power converter including a current transformer connected, a primary winding of the current transformer, and a load having one end connected to a connection point of the auxiliary resonance commutation circuit, after the auxiliary switch element conducts, the resonance capacitor and the An auxiliary resonance commutation circuit characterized in that the main switch element is fired after a peak value of a resonance current by the resonance reactor has passed and in a state where the current transformer output current is equal to or less than a predetermined current value. Gate signal control method with the power converter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9362325A JPH11178319A (en) | 1997-12-12 | 1997-12-12 | Gate signal control method for power converter with auxiliary resonance commutation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9362325A JPH11178319A (en) | 1997-12-12 | 1997-12-12 | Gate signal control method for power converter with auxiliary resonance commutation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH11178319A true JPH11178319A (en) | 1999-07-02 |
Family
ID=18476562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9362325A Pending JPH11178319A (en) | 1997-12-12 | 1997-12-12 | Gate signal control method for power converter with auxiliary resonance commutation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH11178319A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018163794A1 (en) * | 2017-03-07 | 2018-09-13 | 株式会社オートネットワーク技術研究所 | Direct-current voltage conversion device |
-
1997
- 1997-12-12 JP JP9362325A patent/JPH11178319A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018163794A1 (en) * | 2017-03-07 | 2018-09-13 | 株式会社オートネットワーク技術研究所 | Direct-current voltage conversion device |
| JP2018148725A (en) * | 2017-03-07 | 2018-09-20 | 株式会社オートネットワーク技術研究所 | DC voltage converter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20090273954A1 (en) | Protection Method, System and Apparatus for a Power Converter | |
| US20140043881A1 (en) | Power converter with preemptive protection | |
| CN211296573U (en) | Output voltage dynamic detection circuit and switching power supply using same | |
| US5892673A (en) | Robust, high-density, high-efficiency state sequence controller for an auxiliary resonant commutation pole power converter | |
| CN115459554B (en) | Method for Eliminating False Pulses of Secondary-Side Synchronous Rectification Signals in Bidirectional CLLC Resonant Converters | |
| US20030002309A1 (en) | Resonant inverter apparatus | |
| JPH11178319A (en) | Gate signal control method for power converter with auxiliary resonance commutation circuit | |
| JP2001258151A (en) | Power supply voltage abnormality detection circuit and method | |
| JP2005130611A (en) | Auxiliary resonance pwm power converter | |
| JP7322653B2 (en) | switch drive | |
| JP2002354799A (en) | Switching power supply | |
| JPH0389848A (en) | DC-DC converter | |
| JP2903654B2 (en) | DC power supply | |
| JPH01303068A (en) | Inverter apparatus | |
| JPH0667207B2 (en) | Power converter controller | |
| JP2913683B2 (en) | Frequency tuning circuit | |
| JP3416065B2 (en) | Driver circuit for semiconductor device | |
| JP2004254428A (en) | Static reactive power compensator | |
| JP3257017B2 (en) | Induction heating cooker | |
| JPH09321594A (en) | Semiconductor element drive circuit | |
| KR0124620B1 (en) | Half Bridge Inverter Control Circuit | |
| JP4398170B2 (en) | DC / DC converter, uninterruptible power supply and switching power supply | |
| SU1760596A1 (en) | Tuned inverter control and protective gear | |
| JPH11289760A (en) | Switching power supply | |
| JP2002010636A (en) | Switching power supply device |