[go: up one dir, main page]

JPH036028A - Manufacturing method of thin film transistor - Google Patents

Manufacturing method of thin film transistor

Info

Publication number
JPH036028A
JPH036028A JP14083789A JP14083789A JPH036028A JP H036028 A JPH036028 A JP H036028A JP 14083789 A JP14083789 A JP 14083789A JP 14083789 A JP14083789 A JP 14083789A JP H036028 A JPH036028 A JP H036028A
Authority
JP
Japan
Prior art keywords
reactor
hydrogen
tft
film transistor
heater
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14083789A
Other languages
Japanese (ja)
Inventor
Mamoru Ishida
守 石田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP14083789A priority Critical patent/JPH036028A/en
Publication of JPH036028A publication Critical patent/JPH036028A/en
Pending legal-status Critical Current

Links

Landscapes

  • Thin Film Transistor (AREA)

Abstract

PURPOSE:To enhance a throughput of a hydrogen treatment process by a method wherein a heater and a plasma generator are installed at the outside of a reactor and a gas composed mainly of hydrogen is introduced into the reactor. CONSTITUTION:When a thin-film transistor(TFT) 2 using poly-Si as an active layer is treated with hydrogen inside a reactor, a heater 3 and a plasma generator 4 are installed at the outside of the reactor 1. This reactor is a quartz tube into which H2 gas can be introduced and in which an evacuation operation can be executed; a shape of the reactor 1 may be, e.g. of a bell jar type other than a tubular shape. A material of the reactor 1 may be other than quartz; however, it is necessary to pay attention to a contamination from the reactor 1. The TFT 2 is arranged inside the reactor 1; hydrogen is introduced into the TFT 2 by the operation of the heater 3 and the plasma generator 4. Thereby, a good TFT characteristic can be obtained and a throughput can be enhanced.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は薄膜トランジスタの製造方法に関し、詳しくは
、等倍光センサーや液晶表示装置などの駆動回路に利用
される薄膜トランジスタの製造方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for manufacturing a thin film transistor, and more particularly, to a method for manufacturing a thin film transistor used in a drive circuit for a life-size photosensor, a liquid crystal display device, or the like.

[従来技術〕 poly−3L(多結晶シリコン)を活性層とする薄膜
トランジスタ(以降rTFTJと称することがある)の
代表的な製造法としては、(i)まず、絶縁基板上に活
性層となる多結晶シリコンをCVD法などにより堆積し
、所定のパターンに加工する。(ii)次に、熱酸化等
によりゲート酸化膜を形成し、その上に、ゲート電極と
なる多結晶シリコンをCVD法などにより堆積し、所定
のパターンに加工した後、ゲート及びソース・ドレイン
に不純物を拡散して低抵抗化する。(徂)その後、眉間
絶縁膜となる5L02などをCVD法などにより堆積し
、ソース・ドレインやゲートとの接続部にコンタクトホ
ールを形成する。
[Prior Art] A typical manufacturing method for a thin film transistor (hereinafter sometimes referred to as rTFTJ) using poly-3L (polycrystalline silicon) as an active layer includes (i) First, a polycrystalline silicon (polycrystalline silicon) layer is formed on an insulating substrate to form an active layer. Crystalline silicon is deposited by CVD or the like and processed into a predetermined pattern. (ii) Next, a gate oxide film is formed by thermal oxidation, etc., and polycrystalline silicon that will become the gate electrode is deposited on it by CVD method, etc., and after processing into a predetermined pattern, the gate, source, and drain are formed. Diffuse impurities to lower resistance. (Later) Thereafter, a film such as 5L02, which will become an insulating film between the eyebrows, is deposited by CVD or the like, and contact holes are formed at the connection parts with the source/drain and gate.

(iv ’)そして、配線となるAΩ等の金属を蒸着、
スパッタ等で堆積し、所定のパターンに加工する、とい
った方法があげられる。
(iv') Then, a metal such as AΩ, which will become the wiring, is evaporated,
Examples of methods include depositing the material by sputtering or the like and processing it into a predetermined pattern.

こうしたpoly−3i TFTは光電流が小さいため
光シールド層を特に設けなくてもOFF電流の増加はな
い。このことはpoly−5i TFTを例えば液晶表
示装置に利用したものであれば液晶層に蓄えられる電荷
のリーク量は小さくて済み、 TPTがOFF状態で十
分な電荷の保持が行なえることを意味している。
Since such a poly-3i TFT has a small photocurrent, there is no increase in OFF current even if no optical shield layer is provided. This means that if a poly-5i TFT is used in, for example, a liquid crystal display device, the amount of charge stored in the liquid crystal layer will leak only small, and sufficient charge can be retained even when the TPT is in the OFF state. ing.

また、poly−3i TFTは移動度が大きく、チャ
ネル幅を大きくしなくても十分大きなON電流が得られ
る利点もある。更には、poly−5i TFTはガラ
ス基板上への形成が可能で大面積化に好適であるといっ
た有利さがある。
Further, poly-3i TFTs have high mobility and have the advantage that a sufficiently large ON current can be obtained without increasing the channel width. Furthermore, poly-5i TFTs have the advantage that they can be formed on glass substrates and are suitable for large-area applications.

ところで、こうしたpoly−3i TFTは、例えば
第3図(、)にみられるように、往々にしてしきい値電
圧(vth)が高く、OFF状態からON状態への変化
が緩慢になり勝ちであるといった傾向が認められる。
By the way, such poly-3i TFTs often have a high threshold voltage (vth), as shown in Figure 3 (,), and tend to change slowly from the OFF state to the ON state. This tendency is observed.

このため、po」、y−5J、 TFTを等分光センサ
ー、液晶表示装置などいろいろな分野に応用するために
は。
Therefore, in order to apply TFTs to various fields such as equispectral light sensors and liquid crystal display devices,

vthを低減させるとともに、易動度を増大させ、大き
なON電流を得ることが必要である。
It is necessary to reduce vth, increase mobility, and obtain a large ON current.

そうした要請を充たすために、従来においては、ρol
y−5i TFT中のダングリングボンドを水素原子で
埋める(水素処理)方法が採用されている。
In order to meet such demands, conventionally, ρol
A method has been adopted in which dangling bonds in the y-5i TFT are filled with hydrogen atoms (hydrogen treatment).

水素処理の手段としては、(1)8斌結合型の水素プラ
ズマ発生量を用いてTPTに水素を導入する水素プラズ
マ処理、(2)H+をTFTにイオン注入し400℃程
度のアニールで活性化させる水素イオン注入、(3)水
素の熱拡散を利用して水素をTPTに導入する水素雰囲
気中でのアニール(熱処理)、などが知られている。
Hydrogen treatment methods include (1) hydrogen plasma treatment in which hydrogen is introduced into the TPT using an 8-coupled hydrogen plasma generation amount, (2) H+ ions are implanted into the TFT and activated by annealing at approximately 400°C. (3) annealing (heat treatment) in a hydrogen atmosphere in which hydrogen is introduced into the TPT using thermal diffusion of hydrogen, and the like.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

だが、前記(1)はRFパワー密度が高く(1〜ハ/f
f1)、電極の大面積化が難しい。このことはTPTの
処理枚数に限度があることにつながる。水素プラズマに
よる電極金A1、チャンバーからの汚染の生じることも
考えられる。前記(2)はイオン注入装置が高価である
といった不都合がある。また、前記(3)は前記(1)
(2)に比べて水素のドーズ基が少なく、水素処理効果
が小さいといった欠陥がある。
However, the above (1) has a high RF power density (1~ha/f
f1), it is difficult to increase the area of the electrode. This leads to a limit on the number of sheets that TPT can process. It is also conceivable that hydrogen plasma may cause contamination of the electrode gold A1 and the chamber. The problem with (2) above is that the ion implantation device is expensive. Also, the above (3) is the same as the above (1).
Compared to (2), there are fewer hydrogen dose groups and the hydrogen treatment effect is less effective.

もっとも、これら(1,)(2)及び(3)の手段には
短所だけではなく長所をも持ちあわせているが、スルー
プット(処理能力)に関しては、前記(3)が最もすぐ
れており、前記(1)が最も劣るものとされている。
However, although these methods (1,), (2), and (3) have advantages as well as disadvantages, in terms of throughput (processing ability), method (3) is the best; (1) is considered to be the worst.

本発明の第1の目的は上記のごとき欠陥・不都合等を解
消し、良好なTPT特性が得られ、しかもスループット
の向上が図られる薄膜トランジスタの製造方法を提供す
るものである。本発明の第2の目的は装置コストの低減
が期待できる薄膜[・ランジスタの製造方法を提供する
ものである。
A first object of the present invention is to provide a method for manufacturing a thin film transistor, which eliminates the defects and inconveniences described above, provides good TPT characteristics, and improves throughput. A second object of the present invention is to provide a method for manufacturing a thin film transistor that can be expected to reduce device costs.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の薄膜トランジスタの製造方法は、poly−3
iを活性層とする薄膜スランジスタを反応器内で水素処
理を施すのに際して、前記反応器の外部に加熱器及びプ
ラズマ発生器を設け、かつ、その反応器中に水素を主成
分とするガスを導入することを特徴としている。
The method for manufacturing a thin film transistor of the present invention includes poly-3
When hydrogen-treating a thin film slang transistor with i as an active layer in a reactor, a heater and a plasma generator are provided outside the reactor, and a gas containing hydrogen as a main component is introduced into the reactor. It is characterized by the introduction of

ちなみに、本発明者は前記(3)の手段に加熱及びプラ
ズマ発生手段を加味させることによって、多数枚のTP
Tの水素処理が可能となり、大幅なスループット向上が
なし得ることを確めた。本発明方法はこれによりなされ
たものである。即ち、端的にいえば、本発明方法は反応
器(例えば石英管)内に配置したTPTに対して反応器
の外部に設けた加熱部とプラズマ発生部とによって水素
処理を行なおうとするものである。
Incidentally, the present inventor has added a heating and plasma generation means to the means (3) above to produce a large number of TP sheets.
It has been confirmed that hydrogen treatment of T is possible and that throughput can be significantly improved. The method of the present invention was achieved in this manner. That is, to put it simply, the method of the present invention attempts to perform hydrogen treatment on TPT placed in a reactor (for example, a quartz tube) using a heating section and a plasma generation section provided outside the reactor. be.

以下に、本発明方法を添付の図面に従がいながらさらに
詳細に説明する。
In the following, the method of the present invention will be explained in more detail with reference to the accompanying drawings.

第1図は本発明方法に好適な装置の一例の概略図であり
、図中、1は反応器、2はTPT、3は加熱部(加熱器
)、4はプラズマ発生部(プラズマ発生器)を表わして
いる。
FIG. 1 is a schematic diagram of an example of an apparatus suitable for the method of the present invention, in which 1 is a reactor, 2 is a TPT, 3 is a heating section (heater), and 4 is a plasma generation section (plasma generator). It represents.

ここでの反応器lはH2ガスの導入及び真空排気可能な
石英管である。反応4a1の形状は管状以外の例えばベ
ルジャ型のものであっても構わない。
The reactor 1 here is a quartz tube into which H2 gas can be introduced and which can be evacuated. The shape of the reaction 4a1 may be other than a tubular shape, for example, a bell jar shape.

また1反応器1の材質は石英以外でも構わないが、反応
器1からの汚染に注意する必要がある。反応器1の内部
にはTFT2を配置し、加熱器3とプラズマ発生器4と
の働きによってTFT2に水素(必要によっては水素及
び窒素を主成分としたガス)を導入する。
Further, the material of each reactor 1 may be other than quartz, but it is necessary to be careful about contamination from the reactor 1. A TFT 2 is disposed inside the reactor 1, and hydrogen (or a gas mainly composed of hydrogen and nitrogen, if necessary) is introduced into the TFT 2 by the action of a heater 3 and a plasma generator 4.

加熱部3は350〜550℃の範囲で温度制御可能であ
ることが必要であり、加熱終了時に冷却速度が高くなる
様にランプヒーターを使用したり、また場合によって、
冷却機構を付けることも望ましい。
It is necessary that the temperature of the heating section 3 can be controlled within the range of 350 to 550°C, and a lamp heater may be used to increase the cooling rate at the end of heating, or as the case may be.
It is also desirable to have a cooling mechanism.

加熱温度が350〜550℃の範囲を逸脱していると、
基板温度が低すぎたり高すぎたりするため、水素原子の
TPTへのドース量が意図するほどの数値には達しない
If the heating temperature is outside the range of 350-550℃,
Since the substrate temperature is too low or too high, the amount of hydrogen atoms dosed to the TPT does not reach the intended value.

コイル状のプラズマ発生器4には13.56MHzの高
周波を印加して反応器1内に水素プラズマを発生させる
が、そのvAH2ガス導入量及び反応管の真空度等を調
整してプラズマ発生条件を設定する。
Hydrogen plasma is generated in the reactor 1 by applying a high frequency of 13.56 MHz to the coil-shaped plasma generator 4, but the plasma generation conditions are adjusted by adjusting the amount of vAH2 gas introduced and the degree of vacuum in the reaction tube. Set.

なお、別のプラズマ発生方法として、マイクロ波あるい
はECRを使用することも可能である。
Note that it is also possible to use microwaves or ECR as another plasma generation method.

こうした方法・装置でpoly−5i TFTに水素処
理を行なった場合、従来例である前記(3)の場合と同
様、反応器のサイズを選ぶことによって多数枚の処理が
可能であり、大幅なスループット向上が達成でき、また
、前記(3)では不充分であったTFTへの水素処理効
果もプラズマを用いることによって前記(1)及び(2
)並みの効果が1!)られるようになる。
When poly-5i TFTs are subjected to hydrogen treatment using such a method and apparatus, it is possible to process a large number of sheets by selecting the reactor size, as in the case of the conventional example (3) above, resulting in a significant throughput. Furthermore, by using plasma, the effect of hydrogen treatment on TFTs, which was insufficient with (3) above, can be improved by using plasma (1) and (2) above.
) Same effect as 1! ).

〔実施例〕〔Example〕

ここでは、第2図に示したごとき装置即ち、反応器11
は内径250mmの石英チューブの両端をフランジで封
止したものであり、ガス導入部と真空排気部とが設けら
れている。また、反応器11の外周に設けられた加熱ヒ
ーターにはランプヒーターエ3を使用し、このランプヒ
ーター13と水素プラズマ発生用の、高周波コイル14
とを相互に配置した。こうした配置が採用されたことに
より1反応器11内に収納される複数枚のTPTへの加
熱と放電との均一性が確保される。
Here, an apparatus as shown in FIG. 2, that is, a reactor 11
This is a quartz tube with an inner diameter of 250 mm whose both ends are sealed with flanges, and is provided with a gas introduction part and a vacuum exhaust part. In addition, a lamp heater 3 is used as a heating heater provided on the outer periphery of the reactor 11, and this lamp heater 13 and a high frequency coil 14 for hydrogen plasma generation are used.
and placed relative to each other. By adopting such an arrangement, uniformity in heating and discharging of the plurality of TPTs housed in one reactor 11 is ensured.

一方、石英基板(250mm X 50mm X 1 
、6mm)上に、ρoly−5i膜を半導体活性層とし
、かつ、その熱酸化膜をゲート絶縁膜としたMOS型の
TPTを用意した。
On the other hand, a quartz substrate (250mm x 50mm x 1
, 6 mm), a MOS type TPT was prepared in which the ρoly-5i film was used as a semiconductor active layer and the thermal oxide film was used as a gate insulating film.

poly−3L膜はLP−CVD法(温度630℃1反
応ガスSiH,。
The poly-3L film was manufactured using the LP-CVD method (temperature: 630°C, 1 reaction gas: SiH).

流量1503CCM、圧力0.12torr)によって
、また、ゲート絶縁膜はドライ酸化法(温度1025℃
、反応ガス0. (3%IICU 、流量10103C
Cニよッテ製膜したものである。
The gate insulating film was formed using a dry oxidation method (temperature: 1025℃).
, reaction gas 0. (3% IICU, flow rate 10103C
C-Niyotte film was formed.

反応器11内に、TFT12をガス上流側に10枚、下
流側に10枚の合計20枚を石英ボートを用いてセット
した。なお、各10枚のTFT12の両端にはダミーの
石英板も配置させた。
A total of 20 TFTs 12, 10 on the gas upstream side and 10 on the downstream side, were set in the reactor 11 using a quartz boat. Note that dummy quartz plates were also placed at both ends of each of the 10 TFTs 12.

水素処理条件は、基板温度400℃、トータルRFパ’
y −1,5KW、 H2流量50SCCM、圧力0.
1torrであり、放電時間は60分とした。また、 
TPT基板セットから取り出しまでのトータルの水素処
理時間は120分とした。
The hydrogen treatment conditions were a substrate temperature of 400°C and a total RF performance.
y -1.5KW, H2 flow rate 50SCCM, pressure 0.
1 torr, and the discharge time was 60 minutes. Also,
The total hydrogen treatment time from setting the TPT substrate to taking it out was 120 minutes.

この例における水素処理前のTPT特性は第3図(a)
に示されたとおりであるが、これの水素処理後のTPT
特性は、第3図(b)に示されたとおり、ON電流の増
加とOFF電流の低下とが著しく、水素処理によってT
PT特性が大幅に改善されたことが判る。
The TPT characteristics before hydrogen treatment in this example are shown in Figure 3(a).
TPT after hydrogen treatment as shown in
As shown in Fig. 3(b), the characteristics are that the ON current increases and the OFF current decreases significantly, and the hydrogen treatment reduces T.
It can be seen that the PT characteristics were significantly improved.

この改善結果は、従来の前記(2)及び(3)の効果と
ほぼ同等である。
This improvement result is almost equivalent to the conventional effects (2) and (3).

比較のために、水素処理前のTPTを400℃の水素雰
囲気中でアニールした場合の水素処理効果を第4図にT
FI’特性として示した。水素雰囲気中の熱アニールと
比較して、実施例1の水素処理はその効果が強いことが
判る。
For comparison, Figure 4 shows the hydrogen treatment effect when TPT before hydrogen treatment is annealed in a hydrogen atmosphere at 400°C.
It is shown as FI' characteristic. It can be seen that the hydrogen treatment of Example 1 has a stronger effect than thermal annealing in a hydrogen atmosphere.

〔発明の効果〕〔Effect of the invention〕

本発明の方法によれば、 (i)従来例である前記(1)及び(2)に比べて、水
素処理工程の大幅なスループット向上が計れる。
According to the method of the present invention, (i) Compared to the conventional methods (1) and (2), the throughput of the hydrogen treatment process can be significantly improved.

(it)従来例である前記(3)に比べて、十分な水素
処理効果が得られる。
(it) Compared to the conventional example (3) above, a sufficient hydrogen treatment effect can be obtained.

<m)従来例である前記(2)と比べて、装置コストの
低減が計れる 等の効果が認められる。
<m) Compared to the conventional example (2) above, effects such as reduction in device cost are recognized.

【図面の簡単な説明】[Brief explanation of drawings]

第1図及び第2図は本発明方法の実施による好適な装置
の二側の概略図である。 第3図はpoly−5i TFTの水素処理前と水素処
理後とのTPT特性を表ねしたグラフである。 第4図は400℃の水素雰囲気中でアニールした場合の
TPT特性を表わしたグラフである。
1 and 2 are schematic diagrams of two sides of a preferred apparatus for carrying out the method of the present invention. FIG. 3 is a graph showing the TPT characteristics of a poly-5i TFT before and after hydrogen treatment. FIG. 4 is a graph showing TPT characteristics when annealed in a hydrogen atmosphere at 400°C.

Claims (1)

【特許請求の範囲】[Claims] (1)poly−Siを活性層とする薄膜トランジスタ
を反応器内で水素処理を施すのに際して、前記反応器の
外部に加熱器及びプラズマ発生器を設け、かつ、その反
応器中に水素を主成分とするガスを導入することを特徴
とする薄膜トランジスタの製造方法。
(1) When hydrogen-treating a thin film transistor having poly-Si as an active layer in a reactor, a heater and a plasma generator are provided outside the reactor, and hydrogen is mainly contained in the reactor. 1. A method for manufacturing a thin film transistor, comprising introducing a gas.
JP14083789A 1989-06-02 1989-06-02 Manufacturing method of thin film transistor Pending JPH036028A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14083789A JPH036028A (en) 1989-06-02 1989-06-02 Manufacturing method of thin film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14083789A JPH036028A (en) 1989-06-02 1989-06-02 Manufacturing method of thin film transistor

Publications (1)

Publication Number Publication Date
JPH036028A true JPH036028A (en) 1991-01-11

Family

ID=15277868

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14083789A Pending JPH036028A (en) 1989-06-02 1989-06-02 Manufacturing method of thin film transistor

Country Status (1)

Country Link
JP (1) JPH036028A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648276A (en) * 1993-05-27 1997-07-15 Sony Corporation Method and apparatus for fabricating a thin film semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648276A (en) * 1993-05-27 1997-07-15 Sony Corporation Method and apparatus for fabricating a thin film semiconductor device

Similar Documents

Publication Publication Date Title
US6017779A (en) Fabrication method for a thin film semiconductor device, the thin film semiconductor device itself, liquid crystal display, and electronic device
US5132754A (en) Thin film silicon semiconductor device and process for producing thereof
JP2585118B2 (en) Method for manufacturing thin film transistor
US5236850A (en) Method of manufacturing a semiconductor film and a semiconductor device by sputtering in a hydrogen atmosphere and crystallizing
US5840600A (en) Method for producing semiconductor device and apparatus for treating semiconductor device
US6124154A (en) Fabrication process for thin film transistors in a display or electronic device
JP3353514B2 (en) Plasma processing apparatus, plasma processing method, and method for manufacturing semiconductor device
US20020192885A1 (en) Fabrication process for thin film transistors in a display or electronic device
US5627089A (en) Method for fabricating a thin film transistor using APCVD
US5387542A (en) Polycrystalline silicon thin film and low temperature fabrication method thereof
JP4200618B2 (en) Semiconductor film forming method and thin film semiconductor device manufacturing method
US20050136576A1 (en) Plasma treatment method and plasma treatment apparatus
JP3596188B2 (en) Method for manufacturing thin film transistor
JP2002151693A (en) Bottom gate thin film transistor, method of manufacturing the same, etching apparatus and nitriding apparatus
JP2000150500A (en) Method of forming silicon system thin film
JPH036028A (en) Manufacturing method of thin film transistor
JP3565910B2 (en) Method for manufacturing semiconductor device
JP3837938B2 (en) Method for manufacturing thin film semiconductor device
JP3565911B2 (en) Method for manufacturing semiconductor device
Sameshima et al. Improvement in Characteristics of Polycrystalline Silicon Thin-Film Transistors by Heating with High-Pressure H~ 2O Vapor
JP2840802B2 (en) Method and apparatus for manufacturing semiconductor material
JP3221129B2 (en) Semiconductor device manufacturing method
JP4222232B2 (en) Thin film transistor manufacturing method
US20040198027A1 (en) Method of preparing a poly-crystalline silicon film
JP3837934B2 (en) Manufacturing method of semiconductor device