[go: up one dir, main page]

JPH0131291B2 - - Google Patents

Info

Publication number
JPH0131291B2
JPH0131291B2 JP56004986A JP498681A JPH0131291B2 JP H0131291 B2 JPH0131291 B2 JP H0131291B2 JP 56004986 A JP56004986 A JP 56004986A JP 498681 A JP498681 A JP 498681A JP H0131291 B2 JPH0131291 B2 JP H0131291B2
Authority
JP
Japan
Prior art keywords
gas
heat treatment
substrate
gaas
implanted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56004986A
Other languages
Japanese (ja)
Other versions
JPS57120330A (en
Inventor
Hiroshi Ishimura
Takatoshi Nakanishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56004986A priority Critical patent/JPS57120330A/en
Publication of JPS57120330A publication Critical patent/JPS57120330A/en
Publication of JPH0131291B2 publication Critical patent/JPH0131291B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H10P10/00

Landscapes

  • Junction Field-Effect Transistors (AREA)

Description

【発明の詳細な説明】 この発明は、化合物半導体装置の製造方法、特
に砒素(As)を含む化合物半導体結晶基体の表
面から基体内部にわたつて形成されたイオン注入
層内の注入原子を活性化させる熱処理方法に関す
る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a compound semiconductor device, particularly a method for activating implanted atoms in an ion implantation layer formed from the surface of a compound semiconductor crystal substrate containing arsenic (As) to the inside of the substrate. The present invention relates to a heat treatment method.

近年、半導体素子の超高速化、超高周波化の要
求に伴い、従来から半導体素子の材料として用い
られているケイ素(Si)半導体結晶に比較し、大
きな電子移動度を有する砒化ガリウム(GaAs)
等の化合物半導体を用いた半導体素子が注目され
てきている。とりわけGaAsを用いた高周波半導
体装置としてGaAsシヨツトキバリヤ型電界効果
トランジスタ(GaAsMESFET)の進歩はめざ
ましいものがあり、集積回路(IC)や大規模集
積回路(LSI)をめざしての研究開発も着実に進
められている。拡散技術に困難の多いGaAsの場
合、精密不純物ドーピング法として原理的に優れ
ているイオン注入法は、制御性が特に要求され
る。GaAsICの主要技術になるであろうことが予
想されている。
In recent years, with the demand for ultra-high speed and ultra-high frequency semiconductor devices, gallium arsenide (GaAs), which has higher electron mobility than silicon (Si) semiconductor crystal, which has traditionally been used as a material for semiconductor devices, has been developed.
Semiconductor devices using compound semiconductors such as these have been attracting attention. In particular, remarkable progress has been made in GaAs shot barrier field effect transistors (GaAs MESFETs), which are high-frequency semiconductor devices using GaAs, and research and development aimed at integrated circuits (ICs) and large-scale integrated circuits (LSIs) are progressing steadily. ing. In the case of GaAs, which has many difficulties in diffusion technology, ion implantation, which is theoretically superior as a precision impurity doping method, requires particularly high controllability. It is expected that this will become the main technology for GaAsIC.

しかしながら、GaAsの化合物半導体に関して
は、イオン注入に伴つて生ずる現象がSi等の単体
半導体に比べてはるかに複雑である上、イオン注
入後注入された原子を活性化させる為の高温熱処
理の過程で一方の構成元素(例えば砒素)が蒸発
してしまうのを防ぎ安定に熱処理を行う方法が確
立しておらず、高歩留りで再現性ある製造技術と
しての地位を得るには至つていない。
However, with regard to compound semiconductors such as GaAs, the phenomena that occur with ion implantation are much more complex than in single semiconductors such as Si, and the process of high-temperature heat treatment to activate the implanted atoms after ion implantation is A stable heat treatment method that prevents one of the constituent elements (for example, arsenic) from evaporating has not been established, and it has not yet achieved the status of a high-yield, reproducible manufacturing technology.

Asを含む化合物半導体、例えばGaAs結晶基体
の表面に形成されたイオン注入層を活性化する熱
処理(以下単に熱処理と称す)工程で熱処理中に
GaAs表面から、砒素が蒸発するのを防ぐため、
例えば笠原・新井がJ.Electrochem.Soc.126No.11、
1997(1979)で説明しているように、開管中で砒
化水素(アルシン、AsH3)ガスをモル分圧0.2〜
10Torr程度含有させた水素(H2)ガス雰囲気中
で750〜900℃程度の温度で熱処理することが有効
であると知られている。
During heat treatment (hereinafter simply referred to as heat treatment) to activate the ion-implanted layer formed on the surface of a compound semiconductor containing As, for example, a GaAs crystal substrate.
To prevent arsenic from evaporating from the GaAs surface,
For example, Kasahara and Arai J.Electrochem.Soc.126No.11,
1997 (1979), hydrogen arsenide (arsine, AsH 3 ) gas in an open tube at a molar partial pressure of 0.2 to
It is known that heat treatment at a temperature of about 750 to 900° C. in a hydrogen (H 2 ) gas atmosphere containing about 10 Torr is effective.

しかしながら、この方法で使用するAsH3ガス
は極めて毒性が強く(許容濃度0.05ppm)、誤つ
て吸入すれば人体に致命的な作用を及ぼす為、ガ
ス封入容器、熱処理装置の取扱いには細心の注意
が不可欠である。又万一上記容器又は熱処理装置
からAsH3ガスが漏洩した場合、現状では微少量
ガスの漏洩を瞬時に検知する方法にとぼしく、安
全性を確保するうえで問題がある。
However, the AsH 3 gas used in this method is extremely toxic (tolerable concentration 0.05 ppm) and can be fatal to humans if accidentally inhaled, so extreme care must be taken when handling gas-filled containers and heat treatment equipment. is essential. In addition, in the event that AsH 3 gas leaks from the container or heat treatment equipment, the current method is insufficient to instantly detect the leakage of a small amount of gas, which poses a problem in ensuring safety.

更にAsH3ガスとH2ガスを雰囲気として用いる
この方法では、多量のH2ガスの存在により熱処
理中の雰囲気が強い還元性となり、反応容器等に
還元作用を及ぼす為容器等の変質や劣化をひきお
こす。その上H2ガスは非常に軽い気体である為、
AsH3ガスとの密度差が大きく、H2とAsH3との
一様な混合を困難にするうえ、上述の温度条件下
ではガスの対流を激しくして雰囲気を不均一にす
る。このような事が原因と思われ、このような従
来の方法では、イオン注入層の活性化率の基体表
面ばらつきが大きく熱処理毎の再現性を不良にす
る。
Furthermore, in this method, which uses AsH 3 gas and H 2 gas as an atmosphere, the atmosphere during heat treatment becomes strongly reducing due to the presence of a large amount of H 2 gas, which exerts a reducing effect on the reaction container, etc., so that it may cause deterioration or deterioration of the container, etc. Arouse. Moreover, since H2 gas is a very light gas,
There is a large density difference with AsH 3 gas, which makes uniform mixing of H 2 and AsH 3 difficult, and under the above-mentioned temperature conditions, gas convection becomes intense and the atmosphere becomes non-uniform. This seems to be the cause, and in such conventional methods, the activation rate of the ion-implanted layer varies widely on the substrate surface, resulting in poor reproducibility for each heat treatment.

又この方法の場合には、イオン注入された原子
の高い活性化率を得る為に、第1図に示すように
注入層11を含むGaAs基体12と、他のGaAs
基体13(もしくは、注入層11を含む、他の
GaAs基体−図示せず−)とを、注入層11が形
成された面が内側になるようにして重ね合わせて
熱処理系内に設置する必要がある。しかしこの場
合にも重ね合わせる基体13との密着性や基体1
3の種類などによつて活性化率が左右される為基
体面内で活性化率が一様でなく、熱処理毎の再現
性を良好にしない。
In addition, in the case of this method, in order to obtain a high activation rate of the ion-implanted atoms, as shown in FIG.
Substrate 13 (or other material including injection layer 11)
It is necessary to place the two GaAs substrates (not shown) in a heat treatment system so that the surface on which the injection layer 11 is formed is placed on the inside. However, in this case as well, the adhesion with the substrate 13 to be overlapped and the substrate 1
Since the activation rate is affected by the type of 3, etc., the activation rate is not uniform within the substrate surface, and the reproducibility for each heat treatment is not good.

この発明はAsを含む化合物半導体結晶基体に
イオン注入層を形成した後施す熱処理について上
記の欠点を除去すべくなされたもので、極めて毒
性の強いAsH3ガスに替えてより毒性の弱いトリ
メチルアルシン〔(CH33As〕又はトリエチルア
ルシン〔(C2H53As〕ガスを用いる事を骨子とし
ている。(CH33As及び(C2H53Asは、共に空
気中では容易に分解し亜砒酸As2O3・nH2Oに変
化し、AsH3のように吸入により急性死をひき起
す事はなく、従つて熱処理作業時の安全性を高め
る。更に従来のH2ガスに替えて周期率表第8族
の不活性ガスを主成分とするH2ガスとの混合ガ
スを用いる事により、注入原子を高い活性化率で
均一に再現性よく活性化する利点を併せるもので
ある。
This invention was made to eliminate the above-mentioned drawbacks regarding heat treatment performed after forming an ion-implanted layer on a compound semiconductor crystal substrate containing As, and uses less toxic trimethylarsine gas instead of extremely toxic AsH 3 gas. (CH 3 ) 3 As] or triethylarsine [(C 2 H 5 ) 3 As] gas. Both (CH 3 ) 3 As and (C 2 H 5 ) 3 As decompose easily in the air and change to arsenite As 2 O 3 .nH 2 O, which, like AsH 3 , causes acute death by inhalation. Therefore, safety during heat treatment work is improved. Furthermore, by using a mixed gas with H 2 gas whose main component is an inert gas from Group 8 of the periodic table in place of the conventional H 2 gas, the implanted atoms can be activated uniformly and reproducibly at a high activation rate. It combines the advantages of

以下、この発明の一実施例について図面を参照
して説明する。第2図は、この例の方法により
GaAsの熱処理を行う場合の熱処理系の概略を示
すものである。広い等温度領域を有する電気炉2
1内に石英開管23を配置し、石英等で作成され
た支持台22を挿入して置き、その上にイオン注
入層11が形成されているGaAs基体12を設置
する。このようにして石英開管23のガス導入口
24から、65ml/minのH2ガスを37℃に保持し
た(C2H53As25が充填されているバブラ26
を通過させ、別の導入管27からH2ガス35ml/
minと900ml/minのアルゴン(Ar)ガスを導入
し、(C2H53Asを通過させたH2ガスと混合して
流しながら熱処理を行う。
An embodiment of the present invention will be described below with reference to the drawings. Figure 2 shows the result of this example method.
This figure shows an outline of a heat treatment system used to heat treat GaAs. Electric furnace 2 with wide constant temperature range
A quartz open tube 23 is placed inside the quartz tube 1, a support 22 made of quartz or the like is inserted therein, and the GaAs substrate 12 on which the ion-implanted layer 11 is formed is placed. In this way, 65 ml/min of H 2 gas was maintained at 37° C. from the gas inlet 24 of the open quartz tube 23 to the bubbler 26 filled with (C 2 H 5 ) 3 As 25.
35 ml of H 2 gas from another inlet pipe 27.
Argon (Ar) gas is introduced at a rate of 900 ml/min and mixed with H 2 gas that has passed through (C 2 H 5 ) 3 As, and heat treatment is performed while flowing.

この実施例では電気炉21の温度は850℃に設
定したが、この温度は注入される原子の種類及び
注入された量によつて適宜変える事ができる。熱
処理雰囲気中の(C2H53Asのモル比はバブラ2
6の温度、即ち(C2H53As蒸気圧及びバブラ2
6を通過するH2の量で調節できる。GaAs結晶を
構成するAsの蒸気圧は熱処理温度が高くなると
増加する為、熱処理中にGaAsが分解するのを防
ぐには雰囲気中の(C2H53Asのモル比(開管系
であることを考えると分圧としても良い)も熱処
理温度の上昇に伴つて増加させねばならないが、
900℃程度の熱処理であればAs(C2H5)のモル分
圧は4×10-3(約3Torrの分圧に相当する)もあ
れば良い。この実施例では(C2H53Asのモル比
を1.32×10-3に設定し、雰囲気ガスの総流量は1
/minとしてある。雰囲気ガス中H2は熱処理
中(C2H53Asの分解を促進させ単体Asの蒸気を
作り出す為に添加する。雰囲気中のH2量が多く
なると、先に述べたように従来例の欠点としてあ
げたと同様の不都合を生じ好ましくない。
In this embodiment, the temperature of the electric furnace 21 was set at 850°C, but this temperature can be changed as appropriate depending on the type and amount of atoms to be implanted. The molar ratio of (C 2 H 5 ) 3 As in the heat treatment atmosphere is bubbler 2.
6 temperature, i.e. (C 2 H 5 ) 3 As vapor pressure and bubbler 2
It can be adjusted by the amount of H 2 that passes through 6. The vapor pressure of As, which constitutes GaAs crystals, increases as the heat treatment temperature increases, so to prevent GaAs from decomposing during heat treatment, the molar ratio of (C 2 H 5 ) 3 As in the atmosphere (in an open tube system) However, as the heat treatment temperature increases,
For heat treatment at about 900° C., the molar partial pressure of As (C 2 H 5 ) may be as high as 4×10 −3 (corresponding to a partial pressure of about 3 Torr). In this example, the molar ratio of (C 2 H 5 ) 3 As was set to 1.32 × 10 -3 , and the total flow rate of atmospheric gas was 1.
/min. H 2 in the atmospheric gas is added to promote the decomposition of (C 2 H 5 ) 3 As during heat treatment and to produce vapor of elemental As. When the amount of H 2 in the atmosphere increases, the same disadvantages as those of the conventional example mentioned above occur, which is undesirable.

なお上記実施例においては(C2H53Asのバブ
ラ26にH2ガスを通し、別のガス導入管27よ
りH2ガスとArガスを導入したが、バブラ26を
通すのはH2ガスではなくArなど雰囲気の主成分
となる不活性ガスでも構わない。その際には所定
量のH2ガスは第2図の導入管27から導入すれ
ばよい。更に(C2H53Asを導入するバブラ26
は、第2図のようにバブリングをさせる事が必須
条件ではなく、種々の機構により(C2H53As蒸
気を電気炉21内に供給してもよい。
In the above embodiment, H 2 gas was passed through the (C 2 H 5 ) 3 As bubbler 26, and H 2 gas and Ar gas were introduced from another gas introduction pipe 27, but H 2 gas was passed through the bubbler 26 . Instead of gas, an inert gas such as Ar, which is the main component of the atmosphere, may be used. In that case, a predetermined amount of H 2 gas may be introduced from the introduction pipe 27 shown in FIG. Bubbler 26 to further introduce (C 2 H 5 ) 3 As
In this case, bubbling as shown in FIG. 2 is not an essential condition, and (C 2 H 5 ) 3 As vapor may be supplied into the electric furnace 21 by various mechanisms.

以上詳述したように、この例で雰囲気ガスとし
て、不活性Arガスと、AsH3に比べ安全性の高い
(C2H53Asと所定量のH2ガスとを含む混合ガス
を用い、イオン注入層11が形成されている
GaAs基体12の表面をこの雰囲気ガス流に露出
させて熱処理を施している。
As detailed above, in this example, a mixed gas containing inert Ar gas, (C 2 H 5 ) 3 As, which is safer than AsH 3 , and a predetermined amount of H 2 gas is used as the atmospheric gas. , an ion implantation layer 11 is formed.
The surface of the GaAs substrate 12 is exposed to this atmospheric gas flow and subjected to heat treatment.

この方法によつて、上記基体を熱処理した後の
キヤリア濃度の深さ方向分布(キヤリアプロフア
イル)を第3図イに示す。なお注入層は、Crド
ープ半絶縁性GaAs基体にSiイオンを250keVの加
速エネルギーで2×1012ions/cm2のドーズ量を直
接注入して形成し、熱処理時間は15分間としたも
のである。従来の方法によつて、同一注入層を熱
処理した時得られるキヤリアプロフアイルをロ及
びハに示してある。ロは第1図に示すように上記
注入層11を含む基体12と他のGaAs基体13
とを重ね合せて熱処理したものであり、ハは注入
層11を含む基体12をAsH3を含むH2ガス雰囲
気に露出させて熱処理したものである。
FIG. 3A shows the carrier concentration distribution in the depth direction (carrier profile) after the substrate is heat-treated by this method. The injection layer was formed by directly implanting Si ions into a Cr-doped semi-insulating GaAs substrate at a dose of 2×10 12 ions/cm 2 at an acceleration energy of 250 keV, and the heat treatment time was 15 minutes. . Carrier profiles obtained when the same injection layer is heat treated by conventional methods are shown in FIGS. B shows a base 12 including the injection layer 11 and another GaAs base 13 as shown in FIG.
1 and 2 were superimposed and heat-treated, and C was heat-treated by exposing the base 12 including the injection layer 11 to an H 2 gas atmosphere containing AsH 3 .

このようにこの発明の方法によれば、従来の方
法によるロ、およびハの場合に比べ注入イオンの
注入効率を30〜50%改善できる。第3図からわか
るように従来の方法のうち基体を重ね合せる方法
は基体表面を雰囲気中に露出させる方法に比較
し、注入効率を高くする。以後この発明による方
法例と、従来方法例との比較を行う場合には、従
来例にこの基体を重ね合せる方法例をあてるもの
とする。
As described above, according to the method of the present invention, the implantation efficiency of implanted ions can be improved by 30 to 50% compared to cases (b) and (c) using conventional methods. As can be seen from FIG. 3, among the conventional methods, the method of overlapping the substrates has higher injection efficiency than the method of exposing the substrate surface to the atmosphere. Hereinafter, when comparing the example of the method according to the present invention with the example of the conventional method, the example of the method of superposing the substrates will be applied to the conventional example.

イオン注入技術は不純物ドーピングの制御性、
均一性を良好にする所から注目されている技術で
ある為、熱処理においてこの単一性、再現性が確
保されることが重要なポイントとなる。そこで注
入イオンの注入効率(活性化率)の基体内面内分
布を、この発明の方法による場合と、従来の方法
による場合とで比較したものが第4図のヒストグ
ラムである。イはこの発明の方法によるもの、ロ
は従来の方法によるものに係る。この発明の方法
による場合には、従来の方法によるものに比較し
非常に均一性に優れたものになつていることがわ
かる。更に第5図に示すように熱処理毎の注入効
率の再現性も、本発明の方法に係るイは従来の方
法に係るロに比べ優れている。なお注入層は第3
図の場合と同じ条件で形成してある。
Ion implantation technology improves controllability of impurity doping,
Since this technology is attracting attention because it improves uniformity, it is important to ensure uniformity and reproducibility in heat treatment. The histogram shown in FIG. 4 compares the distribution of the implantation efficiency (activation rate) of implanted ions within the inner surface of the substrate between the method of the present invention and the conventional method. A is based on the method of this invention, and B is based on a conventional method. It can be seen that the method of the present invention has much better uniformity than the conventional method. Furthermore, as shown in FIG. 5, the reproducibility of the injection efficiency for each heat treatment is also superior in A according to the method of the present invention compared to B according to the conventional method. Note that the injection layer is the third
It was formed under the same conditions as in the figure.

なお、第2図の熱処理系では設置した基体の枚
数は便宜上1枚で、この基体は支持台22の上に
伏せられている。しかし基体は例えば第6図に示
すように631,632,633,634,635,6
6,637,638,639の複数枚を立てて配置
し熱処理しても、等温度領域が確保されている領
域内における限り諸効果は全く変らない。第7図
は第6図に示すように基体を設置してこの発明の
方法に従つて熱処理を施した時の注入効率を各基
体間で比較したものである。基体に付された番号
は、第6図と共通である。各基体間のばらつきが
非常に小さい事がわかる。
In the heat treatment system shown in FIG. 2, the number of substrates installed is one for convenience, and this substrate is placed face down on a support stand 22. However , as shown in FIG .
Even if a plurality of sheets of 3 6 , 63 7 , 63 8 , and 63 9 are arranged vertically and subjected to heat treatment, the effects do not change at all as long as an equal temperature area is ensured. FIG. 7 shows a comparison of the injection efficiency among the substrates when the substrates were installed as shown in FIG. 6 and heat treated according to the method of the present invention. The numbers given to the base are the same as in FIG. 6. It can be seen that the variation between each substrate is very small.

以上この発明の実施例ではGaAs基体として、
Crドープ半絶縁性基体を例にとり述べてあるが、
他のGaAs基体、例えば結晶基板上にエピタキシ
ヤル法により成長させたものを基体に用いる時に
も同様の効果が得られる。上記実施例では
(C2H53Asを使用したが、(C2H53Asに替えて
(CH33Asを使用してもよい。バブラ26の温度
及びバブラ26を通過する水素の量を、
(CH33Asの蒸気圧に応じて変化させて、
(CH33Asのモル比を上記実施例の(C2H53As
のモル比と同じに設定すれば同様の効果を得る事
ができる。
In the above embodiments of the present invention, as a GaAs substrate,
This is explained using a Cr-doped semi-insulating substrate as an example.
Similar effects can be obtained when using other GaAs substrates, such as those grown epitaxially on a crystal substrate. Although (C 2 H 5 ) 3 As was used in the above embodiment, (CH 3 ) 3 As may be used instead of (C 2 H 5 ) 3 As. The temperature of the bubbler 26 and the amount of hydrogen passing through the bubbler 26 are
(CH 3 ) 3 Depending on the vapor pressure of As,
The molar ratio of (CH 3 ) 3 As was changed to (C 2 H 5 ) 3 As in the above example.
A similar effect can be obtained by setting the molar ratio to be the same as that of .

以上述べたようにこの発明の方法によれば、従
来の方法に比較し高い注入効率で安定にしかも均
一で再現性に優れた活性化熱処理をより安全に施
すことが出来る。加えて、注入層を含む基体を保
護膜で覆つたり、基体同士を重ね合せたりする必
要がなく、熱処理の工程を簡易にされ、多数の基
体を一度に熱処理することも容易にする。又この
方法は、注入層を含む化合物半導体基体表面の一
部又は全面に例えばSiO2等の酸化膜や、SiN4
の窒化膜などの絶縁膜が存在しても、支障なく実
施出来、この等膜体にパターニングを施し選択的
に注入層を形成した基体に対しても、そのまま熱
処理が行われる為、化合物半導体を用いた電界効
果トランジスタ(FET)や集積回路(IC)の製
作にイオン注入技術を用いる際に有効である。
As described above, according to the method of the present invention, compared to conventional methods, it is possible to more safely perform activation heat treatment which is stable, uniform, and has excellent reproducibility with high injection efficiency. In addition, there is no need to cover the substrate including the injection layer with a protective film or to overlap the substrates, simplifying the heat treatment process and making it easy to heat treat a large number of substrates at once. Furthermore, this method can be carried out without any problem even if there is an oxide film such as SiO 2 or an insulating film such as nitride film such as SiN 4 on a part or the entire surface of the compound semiconductor substrate including the injection layer. Since heat treatment is performed on a substrate that has been patterned into an iso-membrane material and selectively formed with an implanted layer, ion implantation is used in the production of field-effect transistors (FETs) and integrated circuits (ICs) using compound semiconductors. Effective when using technology.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の熱処理方法のうち、基体を重ね
合せる方法を説明した図、第2図はこの発明の実
施例に用いた熱処理炉の模式図、第3図はアニー
ル後のキヤリアプロフアイルを従来の方法と、こ
の発明による方法とについて比較した線図、第4
図イ,ロは同様に基体面内の均一性を比較した注
入効率分布図、第5図は同じく熱処理毎の再現性
を比較した注入効率分布図、第6図はこの発明の
他の実施例に係る基体炉内配置図、第7図は第6
図の炉内配置をとつた時の各基体の注入効率分布
図である。 第1図、第2図、第6図で11……イオン注入
層、12,631〜639……注入層を含むGaAs
基体、21……電気炉、22……基体支持台、2
3……石英開管、25……トリエチルアルシン
(C2H53As、26……バブラ、27……ガス導入
管。
Figure 1 is a diagram illustrating a method of overlapping substrates in a conventional heat treatment method, Figure 2 is a schematic diagram of a heat treatment furnace used in an embodiment of the present invention, and Figure 3 is a diagram showing the carrier profile after annealing. Diagram comparing the conventional method and the method according to the present invention, No. 4
Figures A and B are injection efficiency distribution diagrams that similarly compare the uniformity within the substrate surface, Figure 5 is an injection efficiency distribution diagram that similarly compares the reproducibility for each heat treatment, and Figure 6 is another embodiment of the present invention. Figure 7 is a layout diagram of the substrate furnace according to Figure 6.
FIG. 3 is an injection efficiency distribution diagram of each substrate when the furnace arrangement shown in the figure is taken. In Figures 1, 2, and 6, 11... ion-implanted layer, 12,63 1 to 63 9 ... GaAs including the implanted layer
Base, 21... Electric furnace, 22... Base support, 2
3...quartz open tube, 25...triethylarsine (C 2 H 5 ) 3 As, 26... bubbler, 27... gas introduction tube.

Claims (1)

【特許請求の範囲】 1 砒素(As)を少なくとも一つの構成元素と
して含む化合物半導体結晶基体の表面からイオン
を注入し、この基体内部にイオン注入層を形成す
る工程と、主成分となるアルゴン(Ar)に対し
トリメチルアルシン〔(CH33As〕もしくはトリ
エチルアルシン〔(C2H53As〕の何れかの砒素化
合物と水素(H2)とを混合させた雰囲気ガス中
でイオン注入層表面を露出させたまま熱処理する
ことによつてイオン注入層の注入原子を活性化す
る工程とを備えることを特徴とする化合物半導体
装置の製造方法。
[Claims] 1. A step of implanting ions from the surface of a compound semiconductor crystal substrate containing arsenic (As) as at least one constituent element and forming an ion-implanted layer inside the substrate; Ion implantation is performed in an atmosphere gas containing a mixture of an arsenic compound of either trimethylarsine [(CH 3 ) 3 As] or triethylarsine [(C 2 H 5 ) 3 As] and hydrogen (H 2 ) for Ar). 1. A method for manufacturing a compound semiconductor device, comprising the step of activating implanted atoms in an ion implanted layer by performing heat treatment while the layer surface is exposed.
JP56004986A 1981-01-19 1981-01-19 Manufacture of compound semiconductor device Granted JPS57120330A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56004986A JPS57120330A (en) 1981-01-19 1981-01-19 Manufacture of compound semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56004986A JPS57120330A (en) 1981-01-19 1981-01-19 Manufacture of compound semiconductor device

Publications (2)

Publication Number Publication Date
JPS57120330A JPS57120330A (en) 1982-07-27
JPH0131291B2 true JPH0131291B2 (en) 1989-06-26

Family

ID=11598923

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56004986A Granted JPS57120330A (en) 1981-01-19 1981-01-19 Manufacture of compound semiconductor device

Country Status (1)

Country Link
JP (1) JPS57120330A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4879259A (en) * 1987-09-28 1989-11-07 The Board Of Trustees Of The Leland Stanford Junion University Rapid thermal annealing of gallium arsenide with trimethyl arsenic overpressure

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS547555B2 (en) * 1974-04-22 1979-04-07
JPS6040694B2 (en) * 1978-02-03 1985-09-12 ソニー株式会社 Heat treatment method for Group 3-5 compound semiconductors

Also Published As

Publication number Publication date
JPS57120330A (en) 1982-07-27

Similar Documents

Publication Publication Date Title
US4576652A (en) Incoherent light annealing of gallium arsenide substrate
US3532564A (en) Method for diffusion of antimony into a semiconductor
EP0363944A1 (en) Method of manufacturing a semiconductor device having a silicon carbide layer
KR20030064395A (en) Atomic layer doping apparatus and method
Kasahara et al. Capless anneal of ion‐implanted GaAs in controlled arsenic vapor
Hsieh et al. Silicon homoepitaxy by rapid thermal processing chemical vapor deposition (RTPCVD)—A review
US3208888A (en) Process of producing an electronic semiconductor device
JPS63166219A (en) Manufacture of semiconductor device
JPH02162720A (en) Manufacturing method of semiconductor device
US5256162A (en) Apparatus for forming shallow electrical junctions
JPS63166220A (en) Manufacture of semiconductor device
JPS6236000B2 (en)
JPH0131291B2 (en)
KR0175430B1 (en) Manufacturing Method of Semiconductor Device
JPH0345534B2 (en)
JP2679011B2 (en) Method of introducing impurity atoms
JPS60227416A (en) Annealing method of semiconductor substrate
US4373975A (en) Method of diffusing an impurity
JPS5837691B2 (en) Method for manufacturing compound semiconductor device
US3846194A (en) Process for producing lightly doped p and n-type regions of silicon on an insulating substrate
JPS5928330A (en) Vapor growth method of semiconductor
JPH0143454B2 (en)
JPH07277899A (en) Production of diamond semiconductor
Yamazaki et al. Disilane photo-epitaxy for VLSI
JPH01196816A (en) Introduction of impurity