[go: up one dir, main page]

JPH08236302A - Structure of chip type resistor - Google Patents

Structure of chip type resistor

Info

Publication number
JPH08236302A
JPH08236302A JP8012873A JP1287396A JPH08236302A JP H08236302 A JPH08236302 A JP H08236302A JP 8012873 A JP8012873 A JP 8012873A JP 1287396 A JP1287396 A JP 1287396A JP H08236302 A JPH08236302 A JP H08236302A
Authority
JP
Japan
Prior art keywords
electrode films
cover coat
surface electrode
film
face electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8012873A
Other languages
Japanese (ja)
Other versions
JP3177429B2 (en
Inventor
Masato Doi
眞人 土井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP01287396A priority Critical patent/JP3177429B2/en
Publication of JPH08236302A publication Critical patent/JPH08236302A/en
Application granted granted Critical
Publication of JP3177429B2 publication Critical patent/JP3177429B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Details Of Resistors (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Non-Adjustable Resistors (AREA)

Abstract

PURPOSE: To reduce a stepped section between the top face of an auxiliary top-face electrode film and the top face of a cover coat by forming the auxiliary top-face electrode film to a section on which the cover coat is not superposed in the top faces of both top-face electrode films so that the auxiliary top-face electrode film is fast stuck on the cover coat. CONSTITUTION: In a chip type resistor 10 with a pair of left and right top-face electrode films 12 formed at both left and right end sections in the top face of a chip type insulating substrate 11, a resistance film 13 shaped so that both ends are superposed partially to both top-face electrode films 12, a cover coat 16 formed so as to cover the whole of the resistance film 13, and end-face electrode films 18 formed on both left and right end faces of the insulating substrate 11 so as to make a continuity with the top-face electrode films 12, auxiliary top-face electrode films 17 are shaped to sections on which the cover coat 16 is not stacked in the top faces of both top-face electrode films 12 so that the auxiliary top-face electrode films 17 are fast stuck to the cover coat 16. Accordingly, the generation of an erroneous attraction and falling during lifting can be prevented surely.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、チップ型の絶縁基
板の上面に抵抗膜を形成して成るチップ型抵抗器の構造
に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to the structure of a chip type resistor formed by forming a resistance film on the upper surface of a chip type insulating substrate.

【0002】[0002]

【従来の技術】従来、この種のチップ型抵抗器1を製造
するには、 .先づ、図10に示すように、チップ型絶縁基板2の
上面における左右両端部に、上面電極膜3を、その材料
ペーストの塗着及び乾燥・焼成にて形成する。 .前記絶縁基板2の上面に、図11に示すように、抵
抗膜4を、当該抵抗膜4における両端が前記両上面電極
膜3に一部だけ重なるようにして、その材料ペーストの
塗着及び乾燥・焼成にて形成する。 .前記絶縁基板2の上面に、図12に示すように、ガ
ラス等の一次カバーコート5を、前記抵抗膜4の全体を
覆うように、その材料ペーストの塗着及び乾燥・焼成に
て形成する。 .前記一次カバーコート5及び前記抵抗膜4に、図1
2に二点鎖線で示すように、レーザ等によってトリミン
グ溝6を施すことによって、前記抵抗膜4における全抵
抗値が所定抵抗値の範囲内に入るように調節する。 .前記一次カバーコート5の上面に、図13に示すよ
うに、ガラス等の二次カバーコート7を、その材料ペー
ストの塗着及び乾燥・焼成にて形成する。 .前記絶縁基板2の左右両端における端面2aに、図
14に示すように、端面電極膜8を、前記上面電極膜3
に対して電気的に導通するように、その材料ペーストの
塗着及び乾燥・焼成にて形成する。 .次いで、前記両上面電極膜3及び両端面電極膜8の
表面に、ニッケル等の金属メッキを施して金属メッキ層
を形成する。 と言う製造方法を採用している(例えば、特開昭56−
148804号公報等)。
2. Description of the Related Art Conventionally, in order to manufacture this type of chip resistor 1, First, as shown in FIG. 10, the upper surface electrode film 3 is formed on the left and right ends of the upper surface of the chip-type insulating substrate 2 by applying the material paste and drying / baking. . As shown in FIG. 11, a resistance film 4 is formed on the upper surface of the insulating substrate 2 such that both ends of the resistance film 4 partially overlap with the upper surface electrode films 3 and the material paste is applied and dried. -It is formed by firing. . As shown in FIG. 12, a primary cover coat 5 of glass or the like is formed on the upper surface of the insulating substrate 2 so as to cover the entire resistance film 4 by applying the material paste and drying / baking. . The primary cover coat 5 and the resistive film 4 have the same structure as shown in FIG.
As indicated by a chain double-dashed line in 2, a trimming groove 6 is formed by a laser or the like so that the total resistance value of the resistance film 4 is adjusted to fall within a predetermined resistance value range. . As shown in FIG. 13, a secondary cover coat 7 such as glass is formed on the upper surface of the primary cover coat 5 by applying the material paste and drying / baking. . As shown in FIG. 14, the end face electrode films 8 are provided on the end faces 2a at the left and right ends of the insulating substrate 2, respectively.
It is formed by applying the material paste and drying / baking so as to be electrically conducted to. . Then, the surfaces of the both upper surface electrode films 3 and both end surface electrode films 8 are plated with a metal such as nickel to form a metal plated layer. This manufacturing method is used (for example, JP-A-56-
148804, etc.).

【0003】そして、この製造方法によるチップ型抵抗
器1は、チップ型絶縁基板2の上面に左右両端部に形成
された左右一対の上面電極膜3と、両端が前記両上面電
極膜に一部重なるように形成された抵抗膜4と、この抵
抗膜の全体を覆うように形成されたカバーコート7と、
前記絶縁基板2の左右両端面2aに前記上面電極膜3に
導通するように形成された端面電極膜8とを有する構造
になっている。
The chip-type resistor 1 according to this manufacturing method has a pair of left and right upper surface electrode films 3 formed on the upper surface of the chip-type insulating substrate 2 at both left and right ends, and both ends are part of the upper surface electrode films. A resistive film 4 formed so as to overlap, a cover coat 7 formed so as to cover the entire resistive film,
The structure is such that the left and right end surfaces 2a of the insulating substrate 2 have end face electrode films 8 formed so as to be electrically connected to the upper face electrode film 3.

【発明が解決しようとする課題】しかし、この構造のチ
ップ型抵抗器1においては、絶縁基板2の上面における
抵抗膜4を覆うためのカバーコート7の上面が、図15
に示すように、両上面電極膜3の上面よりも可成り高く
突出し、カバーコート7の上面とその両側における両上
面電極膜3の上面との間に大きい段差が出来た形態にな
っている。
However, in the chip resistor 1 having this structure, the upper surface of the cover coat 7 for covering the resistive film 4 on the upper surface of the insulating substrate 2 is as shown in FIG.
As shown in FIG. 3, the protrusions are much higher than the upper surfaces of both upper surface electrode films 3, and a large step is formed between the upper surface of the cover coat 7 and the upper surfaces of both upper surface electrode films 3 on both sides thereof.

【0004】従って、このチップ型抵抗器1を、プリン
ト配線基板等に対して自動的に搭載すると言う自動マウ
ントに際して、当該チップ型抵抗器1を、図15に示す
ように、真空吸着式のコレットAにて吸着するとき、前
記コレットAが図15に二点鎖線で示すように横方向に
少しずれただけで、カバーコート7の上面と上面電極膜
3との間における大きい段差のために、大気空気を多量
に吸い込むことになるから、吸着できない吸着ミスが発
生したり、持ち上げの途中で落下したりする事態が発生
すると言う問題があった。
Therefore, when the chip resistor 1 is automatically mounted on a printed wiring board or the like, the chip resistor 1 is mounted on a vacuum suction collet as shown in FIG. When adsorbed at A, the collet A is slightly displaced in the lateral direction as shown by the chain double-dashed line in FIG. 15, and due to the large step between the upper surface of the cover coat 7 and the upper electrode film 3, Since a large amount of atmospheric air is sucked in, there is a problem that an adsorption error that cannot be adsorbed or a situation in which it falls during the lifting occurs.

【0005】また、従来の製造方法による構造のチップ
型抵抗器1では、前記したように、カバーコート7の上
面が両上面電極膜3の上面よりも可成り高く突出した形
態になっていることにより、このチップ型抵抗器1を、
図16に示すように、プリント基板Bに裏返しにして搭
載したのち、その両上面電極膜3及び両端面電極膜8
を、プリント基板Bにおける配線パターンB1,B2に
対して半田付けにて実装する場合において、両上面電極
膜3の上面よりも可成り高く突出するカバーコート7
が、プリント基板Bに対して先に接当して、両上面電極
膜3と配線パターンB1,B2との間に大きい隙間がで
きることになるから、この大きい隙間のために、チップ
型抵抗器1が、二点鎖線で示すように、その一端部がプ
リント基板Bから浮き上がるように傾いて、半田付け実
装できない事態が発生するおそれがあると言う問題もあ
った。
Further, in the chip resistor 1 having the structure according to the conventional manufacturing method, as described above, the upper surface of the cover coat 7 is projected to be considerably higher than the upper surfaces of the both upper surface electrode films 3. This chip type resistor 1
As shown in FIG. 16, after being mounted upside down on the printed board B, both upper surface electrode films 3 and both end surface electrode films 8 thereof are mounted.
In the case of mounting the wiring patterns B1 and B2 on the printed circuit board B by soldering, the cover coat 7 protruding considerably higher than the upper surfaces of both upper surface electrode films 3 is mounted.
However, since a large gap is formed between the upper surface electrode film 3 and the wiring patterns B1 and B2 by coming into contact with the printed circuit board B first, the chip resistor 1 has a large gap. However, as indicated by the chain double-dashed line, there is a problem that one end of the printed circuit board B may be tilted so as to be lifted from the printed circuit board B, which may cause a situation in which soldering cannot be performed.

【0006】本発明は、前記のような問題が発生するこ
とがないようにしたチップ型抵抗器の構造を提供するこ
とを技術的課題とするものである。
SUMMARY OF THE INVENTION The present invention has a technical object to provide a structure of a chip-type resistor in which the above problems do not occur.

【課題を解決するための手段】この技術的課題を達成す
るため本発明は、「チップ型絶縁基板の上面における左
右両端部に形成された左右一対の上面電極膜と、両端が
前記両上面電極膜に一部重なるように形成された抵抗膜
と、この抵抗膜の全体を覆うように形成されたカバーコ
ートと、前記絶縁基板の左右両端面に前記上面電極膜に
導通するように形成された端面電極膜とを有するチップ
型抵抗器において、前記両上面電極膜の上面のうち、前
記カバーコートが重ならない部分に、補助上面電極膜
を、この補助上面電極膜が前記カバーコートに密接する
ように形成する。」と言う構成にした。
In order to achieve this technical object, the present invention provides "a pair of left and right upper surface electrode films formed at both left and right end portions on the upper surface of a chip-type insulating substrate, and both ends of the upper surface electrodes. A resistance film formed so as to partially overlap the film, a cover coat formed so as to entirely cover the resistance film, and left and right end surfaces of the insulating substrate formed so as to be electrically connected to the upper electrode film. In a chip resistor having an end surface electrode film, an auxiliary upper surface electrode film is provided on a portion of the upper surfaces of the upper surface electrode films that does not overlap with the cover coat so that the auxiliary upper surface electrode film is in close contact with the cover coat. It will be formed into a sheet. ”

【0007】[0007]

【発明の作用・効果】このように、両上面電極膜の上面
に、補助上面電極膜を形成することにより、この補助上
面電極膜上面を、カバーコートの上面に対して近づける
ことができ、換言すると、補助上面電極膜の上面と、カ
バーコートの上面との間における段差を、小さくするこ
とができるか、或いは殆ど無くすることができる。
As described above, by forming the auxiliary upper surface electrode films on the upper surfaces of both upper surface electrode films, the upper surface of the auxiliary upper surface electrode film can be brought closer to the upper surface of the cover coat. Then, the step between the upper surface of the auxiliary upper electrode film and the upper surface of the cover coat can be made small or can be almost eliminated.

【0008】これに加えて、前記補助上面電極膜をカバ
ーコートに密接したことで、その間に隙間ができていな
いことにより、このチップ型抵抗器の自動マウントに際
して、真空吸着式コレットにて吸着するとき、コレット
が横方向にずれても、大気空気を多量に吸い込むことを
防止できるから、吸着ミスが発生したり、持ち上げの途
中で落下したりすることを確実に防止できるのである。
In addition to this, since the auxiliary upper surface electrode film is brought into close contact with the cover coat and no gap is formed between them, when the chip type resistor is automatically mounted, it is adsorbed by the vacuum adsorption type collet. At this time, even if the collet is displaced in the lateral direction, it is possible to prevent a large amount of atmospheric air from being sucked in, so that it is possible to reliably prevent a suction error or a drop during lifting.

【0009】しかも、補助上面電極膜の上面と、カバー
コートの上面との間における段差を、小さくすることが
できるか、或いは殆ど無くすることができるから、この
チップ型抵抗器をプリント基板に対して裏返しにて半田
付け実装する場合に、その一端部がプリント基板から浮
き上がるように傾くを確実に防止でき、プリント基板等
に対して確実に半田付け実装できるのである。
Moreover, since the step between the upper surface of the auxiliary upper electrode film and the upper surface of the cover coat can be made small or can be almost eliminated, this chip type resistor can be applied to the printed circuit board. In the case of soldering by turning it upside down, it is possible to surely prevent one end portion from tilting so as to float up from the printed circuit board, and it is possible to surely perform soldering mounting to the printed circuit board or the like.

【0010】[0010]

【実施例】以下、本発明の実施例を図面について説明す
るに、本発明の実施例によるチップ型抵抗器10は、図
1に示すような構造になっている。すなわち、前記チッ
プ型抵抗器10は、セラミック等によってチップ型に形
成した絶縁基板11と、この絶縁基板11における上面
のうち左右両端部に形成された左右一対の上面電極膜1
2と、両端が前記両上面電極膜12に一部重なるように
形成された抵抗膜13と、この抵抗膜13の全体を覆う
ように形成された一次カバーコート14と、更にこの一
次カバーコート14を覆うように形成された二次カバー
コート16と、前記両上面電極膜12の上面のうち前記
二次カバーコート16が重ならない部分に二次カバーコ
ート16に密接するように構成された適宜厚さの補助上
面電極膜17と、前記絶縁基板11の左右両端面11a
に前記上面電極膜12及び補助上面電極膜17に導通す
るように形成された端面電極膜18と、更に、この両端
面電極膜18及び前記両補助上面電極膜17の表面に形
成されたニッケルメッキ層19及びニッケルメッキ層1
9等からなる金属メッキ層21とにより構成されてい
る。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The embodiments of the present invention will now be described with reference to the drawings. A chip type resistor 10 according to the embodiments of the present invention has a structure as shown in FIG. That is, the chip-type resistor 10 includes a chip-shaped insulating substrate 11 made of ceramic or the like, and a pair of left and right upper surface electrode films 1 formed on both left and right ends of the upper surface of the insulating substrate 11.
2, a resistance film 13 formed so that both ends thereof partially overlap the upper surface electrode films 12, a primary cover coat 14 formed so as to cover the entire resistance film 13, and the primary cover coat 14 A secondary cover coat 16 formed so as to cover the upper surface of the both upper surface electrode films 12 and an appropriate thickness configured to be in close contact with the secondary cover coat 16 at a portion of the upper surfaces of the upper surface electrode films 12 where the secondary cover coat 16 does not overlap. Auxiliary auxiliary electrode film 17 and left and right end surfaces 11a of the insulating substrate 11.
An end face electrode film 18 formed so as to be electrically connected to the upper surface electrode film 12 and the auxiliary upper surface electrode film 17, and nickel plating formed on the surfaces of the both end face electrode films 18 and the auxiliary upper surface electrode films 17. Layer 19 and nickel plated layer 1
It is composed of a metal plating layer 21 made of 9 or the like.

【0011】そして、この構成のチップ型抵抗器10
は、以下に述べる方法によって製造される。 .先づ、図2に示すように、絶縁基板11の上面にお
ける左右両端部に、上面電極膜12を、その材料ペース
トの塗着及び乾燥・焼成にて形成する。 .前記絶縁基板11の上面に、図3に示すように、抵
抗膜13を、当該抵抗膜13における両端が前記両上面
電極膜12に一部が重なるようにして、その材料ペース
トの塗着及び乾燥・焼成にて形成する。 .前記絶縁基板11の上面に、図4に示すように、ガ
ラス等の一次カバーコート14を、前記抵抗膜13の全
体を覆うように、その材料ペーストの塗着及び乾燥・焼
成にて形成する。 .前記一次カバーコート14及び前記抵抗膜13に、
図4二点鎖線で示すように、レーザ等によってトリミン
グ溝15を施すことによって、前記抵抗膜13における
全抵抗値が所定抵抗値の範囲内に入るように調節する。 .前記一次カバーコート14の上面に、図5に示すよ
うに、ガラス等の二次カバーコート16を、その材料ペ
ーストの塗着及び乾燥・焼成にて形成する。 .前記両上面電極膜12の上面に、図6に示すよう
に、適宜膜厚さの補助上面電極膜17を、当該補助上面
電極膜17が前記二次カバーコート16に対して一部重
なるように密接して、その材料ペーストの塗着及び乾燥
・焼成にて形成する。なお、この場合において、両補助
上面電極膜17における膜厚さを、当該補助上面電極膜
17の上面のうち少なくとも前記二次カバーコート16
に隣接する部分が二次カバーコート16の上面に近づく
ようにする。 .前記絶縁基板11の左右両端における端面11a
に、図7に示すように、端面電極膜18を、前記上面電
極膜12及び補助上面電極膜17に対して電気的に導通
するように、その材料ペーストの塗着及び乾燥・焼成に
て形成する。 .次いで、ニッケルのメッキを施したのち、半田のメ
ッキを施すことにより、前記両補助上面電極膜17及び
両端面電極膜18の表面に、図1に示すように、ニッケ
ルメッキ層19及び半田メッキ層20等から成る金属メ
ッキ層21を形成する。
Then, the chip resistor 10 having this structure is used.
Is manufactured by the method described below. . First, as shown in FIG. 2, the upper surface electrode films 12 are formed on the left and right ends of the upper surface of the insulating substrate 11 by applying the material paste and drying / baking. . As shown in FIG. 3, a resistance film 13 is formed on the upper surface of the insulating substrate 11 so that both ends of the resistance film 13 partially overlap the upper surface electrode films 12, and the material paste is applied and dried. -It is formed by firing. . As shown in FIG. 4, a primary cover coat 14 of glass or the like is formed on the upper surface of the insulating substrate 11 by coating the material paste and drying / baking so as to cover the entire resistance film 13. . On the primary cover coat 14 and the resistance film 13,
As shown by the chain double-dashed line in FIG. 4, a trimming groove 15 is formed by a laser or the like so that the total resistance value of the resistance film 13 is adjusted to fall within a predetermined resistance value range. . As shown in FIG. 5, a secondary cover coat 16 such as glass is formed on the upper surface of the primary cover coat 14 by applying the material paste and drying / baking. . As shown in FIG. 6, an auxiliary upper surface electrode film 17 having an appropriate film thickness is formed on the upper surfaces of the upper surface electrode films 12 so that the auxiliary upper surface electrode film 17 partially overlaps the secondary cover coat 16. It is formed by closely applying the material paste, and drying and firing. In this case, the film thickness of both auxiliary upper surface electrode films 17 is set to at least the secondary cover coat 16 on the upper surface of the auxiliary upper surface electrode films 17.
The portion adjacent to is close to the upper surface of the secondary cover coat 16. . End surfaces 11a at the left and right ends of the insulating substrate 11
As shown in FIG. 7, the end face electrode film 18 is formed by applying the material paste and drying / baking so as to be electrically conducted to the upper surface electrode film 12 and the auxiliary upper surface electrode film 17. To do. . Next, nickel plating is performed, and then solder plating is performed to form a nickel plating layer 19 and a solder plating layer on the surfaces of the both auxiliary upper surface electrode films 17 and both end surface electrode films 18 as shown in FIG. A metal plating layer 21 composed of 20 or the like is formed.

【0012】このように、前記両上面電極膜12の上面
に、補助上面電極膜17を、当該補助上面電極膜17の
上面のうち少なくとも二次カバーコート16に隣接する
部分が二次カバーコート16の上面に近づくようにして
形成することにより、補助上面電極膜17の上面と、二
次カバーコート16の上面との間における段差を、小さ
くすることができるか、或いは殆ど無くすることができ
る。
As described above, the auxiliary upper surface electrode film 17 is formed on the upper surfaces of both the upper surface electrode films 12, and at least a portion of the upper surface of the auxiliary upper surface electrode film 17 adjacent to the secondary cover coat 16 is the secondary cover coat 16. By forming the upper surface of the auxiliary upper surface electrode film 17 and the upper surface of the secondary cover coat 16 so as to be close to the upper surface of the secondary cover coat 16, it is possible to reduce or almost eliminate the step.

【0013】これに加えて、前記補助上面電極膜17を
二次カバーコート16に密接したことで、その間に隙間
ができていないことにより、このチップ型抵抗器10
を、プリント基板等に対して自動マウントに際して、図
8に示すように、真空吸着式コレットAにて吸着すると
き、このコレットAが、図8に二点鎖線で示すように横
方向にずれても、多量の大気空気を吸い込むことがない
から、吸着ミスが発生したり、持ち上げの途中で落下し
たりすることを確実に防止できるのである。
In addition to this, since the auxiliary upper surface electrode film 17 is brought into close contact with the secondary cover coat 16 and no gap is formed between them, the chip-type resistor 10 is provided.
8 is automatically mounted on a printed circuit board or the like, when it is adsorbed by a vacuum adsorption type collet A as shown in FIG. 8, the collet A is laterally displaced as shown by a chain double-dashed line in FIG. However, since a large amount of atmospheric air is not sucked in, it is possible to reliably prevent an adsorption error or a fall during the lifting process.

【0014】しかも、前記補助上面電極膜17の上面
と、二次カバーコート16の上面との間における段差
を、小さくすることができるか、或いは殆ど無くするこ
とができることにより、このチップ型抵抗器10を、図
9に示すように、プリント基板Bの上面に裏返しにして
載置したのち、このプリント基板Bの上面における配線
パターンB1,B2に対して半田付けにて実装する場合
において、両補助上面電極17と、プリント基板Bにお
ける両配線パターンB1,B2との間に大きな隙間が形
成することを回避できるから、チップ型抵抗器10が、
一端部がプリント基板Bから浮き上がるように傾くを確
実に防止できて、プリント基板等に対して確実に半田付
け実装できるのである。
Moreover, the step between the upper surface of the auxiliary upper surface electrode film 17 and the upper surface of the secondary cover coat 16 can be made small or almost eliminated, so that this chip type resistor can be eliminated. As shown in FIG. 9, when 10 is turned upside down on the upper surface of the printed board B and then mounted on the wiring patterns B1 and B2 on the upper surface of the printed board B by soldering, Since it is possible to prevent a large gap from being formed between the upper surface electrode 17 and the two wiring patterns B1 and B2 on the printed circuit board B, the chip resistor 10 is
It is possible to reliably prevent the one end from tilting so as to float from the printed circuit board B, and it is possible to surely solder and mount the printed circuit board or the like.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例によるチップ型抵抗器の縦断正
面図である。
FIG. 1 is a vertical sectional front view of a chip resistor according to an embodiment of the present invention.

【図2】本発明のチップ型抵抗器の製造に際し絶縁基板
に上面電極膜を形成したときの斜視図である。
FIG. 2 is a perspective view when an upper surface electrode film is formed on an insulating substrate in manufacturing the chip resistor of the present invention.

【図3】前記絶縁基板に抵抗膜を形成したときの斜視図
である。
FIG. 3 is a perspective view when a resistance film is formed on the insulating substrate.

【図4】前記絶縁基板に一次カバーコートを形成したと
きの一部切欠斜視図である。
FIG. 4 is a partially cutaway perspective view when a primary cover coat is formed on the insulating substrate.

【図5】前記絶縁基板に二次カバーコートを形成したと
きの斜視図である。
FIG. 5 is a perspective view when a secondary cover coat is formed on the insulating substrate.

【図6】前記絶縁基板に補助上面電極膜を形成したとき
の斜視図である。
FIG. 6 is a perspective view when an auxiliary upper surface electrode film is formed on the insulating substrate.

【図7】前記絶縁基板に端面電極膜を形成したときの斜
視図である。
FIG. 7 is a perspective view when an end face electrode film is formed on the insulating substrate.

【図8】本発明によるチップ型抵抗器を真空吸着式コレ
ットにて吸着している状態を示す図である。
FIG. 8 is a diagram showing a state in which the chip resistor according to the present invention is sucked by a vacuum suction type collet.

【図9】本発明によるチップ型抵抗器をプリント基板に
対して裏返しにして実装する場合を示す図である。
FIG. 9 is a diagram showing a case where the chip resistor according to the present invention is mounted by turning it over a printed circuit board.

【図10】従来におけるチップ型抵抗器の製造に際し絶
縁基板に上面電極膜を形成したときの斜視図である。
FIG. 10 is a perspective view when an upper surface electrode film is formed on an insulating substrate in manufacturing a conventional chip resistor.

【図11】前記絶縁基板に抵抗膜を形成したときの斜視
図である。
FIG. 11 is a perspective view when a resistance film is formed on the insulating substrate.

【図12】前記絶縁基板に一次カバーコートを形成した
ときの一部切欠斜視図である。
FIG. 12 is a partially cutaway perspective view when a primary cover coat is formed on the insulating substrate.

【図13】前記絶縁基板に二次カバーコートを形成した
ときの斜視図である。
FIG. 13 is a perspective view when a secondary cover coat is formed on the insulating substrate.

【図14】前記絶縁基板に端面電極膜を形成したときの
斜視図である。
FIG. 14 is a perspective view when an end face electrode film is formed on the insulating substrate.

【図15】従来によるチップ型抵抗器を真空吸着式コレ
ットにて吸着している状態を示す図である。
FIG. 15 is a view showing a state in which a conventional chip resistor is attracted by a vacuum attraction collet.

【図16】従来によるチップ型抵抗器をプリント基板に
対して裏返しにして実装する場合を示す図である。
FIG. 16 is a diagram showing a case where a conventional chip resistor is mounted on the printed circuit board by turning it over.

【符号の説明】[Explanation of symbols]

10 チップ型抵抗器 11 絶縁基板 12 上面電極膜 13 抵抗膜 14 一次カバーコート 15 トリミング溝 16 二次カバーコート 17 補助上面電極膜 18 端面電極膜 19 ニッケルメッキ層 20 半田メッキ層 21 金属メッキ層 10 Chip Resistor 11 Insulating Substrate 12 Top Electrode Film 13 Resistive Film 14 Primary Cover Coat 15 Trimming Groove 16 Secondary Cover Coat 17 Auxiliary Top Electrode Film 18 End Face Electrode Film 19 Nickel Plating Layer 20 Solder Plating Layer 21 Metal Plating Layer

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】チップ型絶縁基板の上面における左右両端
部に形成された左右一対の上面電極膜と、両端が前記両
上面電極膜に一部重なるように形成された抵抗膜と、こ
の抵抗膜の全体を覆うように形成されたカバーコート
と、前記絶縁基板の左右両端面に前記上面電極膜に導通
するように形成された端面電極膜とを有するチップ型抵
抗器において、前記両上面電極膜の上面のうち、前記カ
バーコートが重ならない部分に、補助上面電極膜を、こ
の補助上面電極膜が前記カバーコートに密接するように
形成したことを特徴とするチップ型抵抗器の構造。
1. A pair of left and right upper surface electrode films formed on both left and right ends of an upper surface of a chip-type insulating substrate, a resistance film formed so that both ends thereof partially overlap with both upper surface electrode films, and the resistance film. In a chip type resistor having a cover coat formed to cover the entire surface of the insulating substrate and end face electrode films formed on both left and right end faces of the insulating substrate so as to be electrically connected to the upper face electrode film. A structure of a chip resistor, wherein an auxiliary upper surface electrode film is formed on a portion of the upper surface of the substrate where the cover coating does not overlap so that the auxiliary upper surface electrode film is in close contact with the cover coating.
【請求項2】前記「請求項1」において、前記両補助上
面電極膜の厚さを、当該補助上面電極膜の上面のうち少
なくとも前記カバーコートに隣接する部分がカバーコー
トの上面に近づくようにしたことを特徴とするチップ型
抵抗器の構造。
2. The method according to claim 1, wherein the thickness of each of the auxiliary upper surface electrode films is set so that at least a portion of the upper surfaces of the auxiliary upper surface electrode films adjacent to the cover coat approaches the upper surface of the cover coat. The structure of a chip-type resistor characterized in that
JP01287396A 1996-01-29 1996-01-29 Structure of chip type resistor Expired - Fee Related JP3177429B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP01287396A JP3177429B2 (en) 1996-01-29 1996-01-29 Structure of chip type resistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP01287396A JP3177429B2 (en) 1996-01-29 1996-01-29 Structure of chip type resistor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2220568A Division JP2535441B2 (en) 1990-08-21 1990-08-21 Manufacturing method of chip resistor

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP11032940A Division JP3121325B2 (en) 1999-02-10 1999-02-10 Structure of chip type resistor

Publications (2)

Publication Number Publication Date
JPH08236302A true JPH08236302A (en) 1996-09-13
JP3177429B2 JP3177429B2 (en) 2001-06-18

Family

ID=11817553

Family Applications (1)

Application Number Title Priority Date Filing Date
JP01287396A Expired - Fee Related JP3177429B2 (en) 1996-01-29 1996-01-29 Structure of chip type resistor

Country Status (1)

Country Link
JP (1) JP3177429B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003086402A (en) * 2001-09-12 2003-03-20 Rohm Co Ltd Structure of chip resistor and manufacturing method therefor
WO2003046934A1 (en) * 2001-11-28 2003-06-05 Rohm Co.,Ltd. Chip resistor and method for producing the same
US6856234B2 (en) 2003-02-25 2005-02-15 Rohm Co., Ltd. Chip resistor
US6861941B2 (en) 2003-02-18 2005-03-01 Rohm Co., Ltd. Chip resistor
JP2007123832A (en) * 2005-09-27 2007-05-17 Hokuriku Electric Ind Co Ltd Terminal structure of chip-like electrical components
US7786842B2 (en) 2005-03-02 2010-08-31 Rohm Co., Ltd. Chip resistor and manufacturing method thereof

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003086402A (en) * 2001-09-12 2003-03-20 Rohm Co Ltd Structure of chip resistor and manufacturing method therefor
WO2003046934A1 (en) * 2001-11-28 2003-06-05 Rohm Co.,Ltd. Chip resistor and method for producing the same
US7098768B2 (en) 2001-11-28 2006-08-29 Rohm Co., Ltd. Chip resistor and method for making the same
CN100351956C (en) * 2001-11-28 2007-11-28 罗姆股份有限公司 Chip resistor and manufacturing method thereof
US6861941B2 (en) 2003-02-18 2005-03-01 Rohm Co., Ltd. Chip resistor
US6856234B2 (en) 2003-02-25 2005-02-15 Rohm Co., Ltd. Chip resistor
US7786842B2 (en) 2005-03-02 2010-08-31 Rohm Co., Ltd. Chip resistor and manufacturing method thereof
JP2007123832A (en) * 2005-09-27 2007-05-17 Hokuriku Electric Ind Co Ltd Terminal structure of chip-like electrical components
US7825769B2 (en) 2005-09-27 2010-11-02 Hokuriku Electric Co., Ltd. Terminal structure of chiplike electric component

Also Published As

Publication number Publication date
JP3177429B2 (en) 2001-06-18

Similar Documents

Publication Publication Date Title
JP2535441B2 (en) Manufacturing method of chip resistor
JPH08236302A (en) Structure of chip type resistor
JP3121325B2 (en) Structure of chip type resistor
JP3370685B2 (en) Manufacturing method of square chip resistor
JP2002353001A (en) Thick film chip resistor
JPH09330801A (en) Resistor and manufacturing method thereof
JPH04214601A (en) Rectangular chip resistor for function modification and its manufacturing method
JPH03212901A (en) Square board type chip resistor
JP2002208502A (en) Chip resistor unit and method of manufacturing the same
JPH05135902A (en) Rectangular chip resistor and method of manufacturing the same
JPS6175505A (en) Manufacture of element for type variable resistor
JPH01283809A (en) Chip type electronic parts
JP2757948B2 (en) Manufacturing method of chip-type composite electronic component
JP2002299102A (en) Chip resistor
JPH0653004A (en) Rectangular chip resistor and its manufacture
JPH09330802A (en) Resistor and manufacturing method thereof
JPH05152101A (en) Rectangular chip resistor, manufacturing method thereof, and taping component assembly thereof
JP3533369B2 (en) Chip type resistor
JPH09246006A (en) Square chip resistor and method of manufacturing the same
JPH05226108A (en) Rectangular chip resistor and its manufacture
JPH09320803A (en) Resistor
JPH11176603A (en) Chip resistor
JPH08264384A (en) Chip-type component electronic component
JPH08330102A (en) Chip resistor
JPH05234702A (en) Rectangular chip resistor, manufacturing method thereof, and taping component series thereof

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees