[go: up one dir, main page]

JPH0719831B2 - Electrostatic check - Google Patents

Electrostatic check

Info

Publication number
JPH0719831B2
JPH0719831B2 JP61242322A JP24232286A JPH0719831B2 JP H0719831 B2 JPH0719831 B2 JP H0719831B2 JP 61242322 A JP61242322 A JP 61242322A JP 24232286 A JP24232286 A JP 24232286A JP H0719831 B2 JPH0719831 B2 JP H0719831B2
Authority
JP
Japan
Prior art keywords
insulating film
electrostatic chuck
film
resistance
electrostatic force
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61242322A
Other languages
Japanese (ja)
Other versions
JPS6395644A (en
Inventor
宗統 金井
博雄 木下
敏行 堀内
誠太郎 松尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NTT Inc
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP61242322A priority Critical patent/JPH0719831B2/en
Publication of JPS6395644A publication Critical patent/JPS6395644A/en
Publication of JPH0719831B2 publication Critical patent/JPH0719831B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Jigs For Machine Tools (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、導体又は半導体製の支持板の表面に絶縁膜を
有し、該絶縁膜面に導体又は半導体製の試料を設置し、
前記支持板と該試料との間に電位差を与えることにより
生ずる静電力を利用して該試料を該支持板に吸着固定す
る静電チャックに関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Industrial field of application] The present invention has an insulating film on the surface of a support plate made of a conductor or a semiconductor, and a sample made of a conductor or a semiconductor is placed on the insulating film surface.
The present invention relates to an electrostatic chuck that attracts and fixes the sample to the support plate by using an electrostatic force generated by applying a potential difference between the support plate and the sample.

〔従来の技術〕[Conventional technology]

近年、真空装置を多用する半導体素子製造工程中に半導
体素子基板(以下ウエハという)の着脱搬送や吸着固定
に静電チャックを適用する試みがなされている。
In recent years, attempts have been made to apply an electrostatic chuck to attachment / detachment of a semiconductor element substrate (hereinafter referred to as a wafer) and adsorption / fixation during a semiconductor element manufacturing process that frequently uses a vacuum apparatus.

第5図は、その静電チャックの基本構造の断面図を示し
たものである。この静電チャックは、導体又は半導体製
の支持板2の上面に絶縁膜3を備えており、導体または
半導体製の試料1を絶縁膜3に対向させ直流電源4を用
いて、試料1と支持板2との間に電位差を与えること
で、試料1と支持板2間に生じる静電力で、試料1をチ
ャッキングするものである。
FIG. 5 shows a sectional view of the basic structure of the electrostatic chuck. This electrostatic chuck is provided with an insulating film 3 on the upper surface of a support plate 2 made of a conductor or a semiconductor, and a sample 1 made of a conductor or a semiconductor is made to face the insulating film 3 and a DC power supply 4 is used to support the sample 1 By applying a potential difference between the plate 2 and the plate 2, the sample 1 is chucked by the electrostatic force generated between the sample 1 and the support plate 2.

この場合、静電力の大きさは理想的には、電位差の2乗
に比例し、かつ、絶縁膜3の厚さの2乗に反比例、すな
わち、電界強度(電位差/絶縁膜厚)の2乗に比例する
と考えられている。
In this case, the magnitude of the electrostatic force is ideally proportional to the square of the potential difference and inversely proportional to the square of the thickness of the insulating film 3, that is, the square of the electric field strength (potential difference / insulating film thickness). It is believed to be proportional to.

従って、絶縁膜3の耐電界強度が高いほど、絶縁膜3の
厚さを薄くでき、低印加電位で大きな静電力、すなわち
チャッキング力が得られそれゆえ、耐電界強度の高い絶
縁膜の形成が静電チャックの性能を左右することになる
と考えられていた。
Therefore, as the electric field strength of the insulating film 3 is higher, the thickness of the insulating film 3 can be made thinner, and a large electrostatic force, that is, a chucking force can be obtained at a low applied potential. Therefore, an insulating film having a high electric field strength can be formed. Was thought to affect the performance of the electrostatic chuck.

この種の絶縁膜には、アルミナ(Al2O3)系、酸化硅素
(SiO2)系の無機材料が用いられており、プラズマ溶射
法,焼成法,電子ビーム蒸着,スパッタリングあるいは
気相成長法等により高電界強度に耐えられる絶縁膜の形
成が可能である。しかし、実際にこのような高耐圧の膜
を用いて静電チャックに適用してみても、静電力が全く
得られなかったり、得られても極めて小さく不安定であ
ったり、電圧の印加又は停止後に静電力が徐々に増大又
は徐々に減少するといった低応答現象が現われ、静電チ
ャックとして満足に使えるものではなかった。
Alumina (Al 2 O 3 ) based and silicon oxide (SiO 2 ) based inorganic materials are used for this type of insulating film. Plasma spraying, firing, electron beam evaporation, sputtering or vapor phase epitaxy It is possible to form an insulating film that can withstand high electric field strength. However, when actually applied to an electrostatic chuck using such a high-voltage film, no electrostatic force is obtained, or even if an electrostatic force is obtained, it is extremely small and unstable. Later, a low response phenomenon such that the electrostatic force gradually increased or gradually decreased, and was not satisfactory as an electrostatic chuck.

このように、従来考えられていたような単に高耐圧の絶
縁膜を用いるだけでは大きな静電力を有する静電チャッ
クを実現することはできなかった。
As described above, it has not been possible to realize an electrostatic chuck having a large electrostatic force by simply using an insulating film having a high withstand voltage as has been conventionally considered.

また、従来の静電チャックでは静電力の応答性もよくな
かった。
In addition, the conventional electrostatic chuck also has a poor response of electrostatic force.

〔目 的〕〔Purpose〕

本発明の目的は、大きな静電力を有する静電チャックを
提供することにある。
An object of the present invention is to provide an electrostatic chuck having a large electrostatic force.

また、本発明の他の目的は、静電力の応答性の高い静電
チャックを提供することにある。
Another object of the present invention is to provide an electrostatic chuck having a high response of electrostatic force.

〔問題を解決するための手段〕[Means for solving problems]

本発明は、酸化物系の高絶縁体中の酸素または窒化物系
の高絶縁体中の窒素を化学量論的組成より欠乏させると
ともにこれらと化合している一方の導体又は半導体組成
を増大させた絶縁膜、又は緻密均質化により体積固有抵
抗と比例する膜抵抗の増大が避けられない高絶縁体に導
体,半導体又は低抵抗体材質を混ぜることにより前記膜
抵抗を減少させた絶縁膜を通常の構造の静電チャックの
絶縁物の代わりに用いて構成した静電チャックである。
The present invention depletes oxygen in an oxide-based high insulator or nitrogen in a nitride-based high insulator from a stoichiometric composition and increases one conductor or semiconductor composition combined with them. In general, an insulating film that has been reduced in film resistance by mixing conductors, semiconductors, or low-resistivity materials with a high-insulator that cannot avoid an increase in film resistance proportional to volume resistivity due to dense homogenization Is an electrostatic chuck configured by being used instead of the insulator of the electrostatic chuck having the structure of.

更に本発明の他の態様は前記絶縁膜表面上に微小凸部を
設けた構成の静電チャックである。
Still another aspect of the present invention is an electrostatic chuck having a structure in which minute protrusions are provided on the surface of the insulating film.

〔作 用〕 本発明は、従来の高耐圧な絶縁膜を用いた場合に理想的
な静電力が得られない原因を解明し、その原因を改善す
ることによりなされたものである。
[Operation] The present invention has been made by elucidating the reason why an ideal electrostatic force is not obtained when a conventional high breakdown voltage insulating film is used, and improving the cause.

そこで、静電力発生のメカニズムについて先ず説明す
る。
Therefore, the mechanism of electrostatic force generation will be described first.

第4図は従来構造の静電チャックの静電力の観測結果に
基づいた静電力の発生メカニズムについて示したもの
で、吸着板5(第5図の試料1に相当)と絶縁膜6(第
5図の絶縁膜3に相当)間には、両者の表面粗度や加工
精度に基づく微小な空間8が必ず存在する。このため、
電極9(第5図の支持板2に相当)と、吸着板5間の回
路構成は絶縁膜6ならびに空間8を絶縁層としたコンデ
ンサ10の直列接続に等しくなっている。従って、吸着板
5に作用する静電力は吸着板5と絶縁膜6面間(以下吸
着面間と言う)および吸着板5と電極9間(以下吸着板
−電極間と言う)の電荷クーロン力の和となる。ところ
で、第4図において絶縁膜6の膜抵抗11に較べ表面抵抗
12が小さく且つ、吸着面間の空間抵抗13を無限大とする
と、接触点14の接触抵抗15は、ほとんど零であるため、
電流は絶縁膜6面上を流れ接触点14に集中する。この結
果、絶縁膜6の表面に負電荷16が蓄積される。従って、
静電力は正・負電荷間のクーロン力によるから、絶縁膜
6の表面に静電力が作用するが、吸着板5には作用しな
い現象が生ずる。加えて、膜抵抗11、表面抵抗12あるい
は空間抵抗13はいずれも有限であるため、これらの抵抗
値が吸着板5と電極9間の電位勾配を変化させ、蓄積さ
れる電荷量を定めるから、これらの抵抗値が静電力に及
ぼす影響は無視できない値となる。
FIG. 4 shows the mechanism of the electrostatic force generation based on the observation result of the electrostatic force of the electrostatic chuck having the conventional structure. The adsorption plate 5 (corresponding to the sample 1 in FIG. 5) and the insulating film 6 (corresponding to the sample 5 in FIG. 5) are shown. There is always a minute space 8 between the two (corresponding to the insulating film 3 in the figure) based on the surface roughness of both and the processing accuracy. For this reason,
The circuit configuration between the electrode 9 (corresponding to the support plate 2 in FIG. 5) and the adsorption plate 5 is the same as the series connection of the capacitor 10 having the insulating film 6 and the space 8 as an insulating layer. Therefore, the electrostatic force acting on the attraction plate 5 is the charge Coulomb force between the attraction plate 5 and the surface of the insulating film 6 (hereinafter referred to as the attraction surface) and between the attraction plate 5 and the electrode 9 (hereinafter referred to as the attraction plate-electrode). Is the sum of By the way, compared with the film resistance 11 of the insulating film 6 in FIG.
If 12 is small and the space resistance 13 between the adsorption surfaces is infinite, the contact resistance 15 at the contact point 14 is almost zero,
The current flows on the surface of the insulating film 6 and is concentrated at the contact point 14. As a result, the negative charges 16 are accumulated on the surface of the insulating film 6. Therefore,
Since the electrostatic force is due to the Coulomb force between positive and negative charges, the electrostatic force acts on the surface of the insulating film 6 but does not act on the adsorption plate 5. In addition, since the membrane resistance 11, the surface resistance 12 and the space resistance 13 are all finite, the resistance values change the potential gradient between the adsorption plate 5 and the electrode 9 and determine the amount of accumulated charge. The effect of these resistance values on the electrostatic force cannot be ignored.

一方、静電力の低応答性は微小な空間8を絶縁層とする
吸着面間に貯えられる電荷の充放電時間に起因してい
る。これは空間8が微小なため、吸着面間の静電容量C
が大きくなり、絶縁膜6を介して充放電されるため、静
電容量Cと膜抵抗11の抵抗値Rとの積、いわゆる時定数
R・Cが高まって、充放電に時間を要するためである。
従って、静電力の低応答性は、吸着面間の電荷クーロン
力に基づいている。但し、吸着板−電極間の電荷クーロ
ン力は静電容量も小さく、抵抗値もほとんど零であるた
め高応答である。尚、17は正電荷である。
On the other hand, the low responsiveness of the electrostatic force is due to the charging / discharging time of the charge stored between the adsorption surfaces having the minute space 8 as the insulating layer. Since the space 8 is very small, the capacitance C between the adsorption surfaces is
Becomes large and is charged / discharged through the insulating film 6, so that the product of the electrostatic capacitance C and the resistance value R of the film resistor 11, that is, the so-called time constant R · C increases, and it takes time to charge / discharge. is there.
Therefore, the low response of the electrostatic force is based on the charge Coulomb force between the adsorption surfaces. However, the charge Coulomb force between the adsorption plate and the electrode has a small electrostatic capacity and a resistance value of almost zero, and thus has a high response. Incidentally, 17 is a positive charge.

このように、静電力の不安定性や低応答性は、絶縁膜6
の表面抵抗12を膜抵抗11で除した値(以下、面/膜抵抗
比と言う)が小さいこと、ならびに、吸着面間の静電容
量が大きいことに起因している。また、前者において表
面抵抗12が小さくなる原因は、絶縁膜6面上に大気中分
子、とくに導電性の水酸基分子(OH-)や水蒸気分子(H
2O)が吸着するためである。
As described above, the instability and low responsiveness of the electrostatic force are caused by the insulating film 6
This is because the value obtained by dividing the surface resistance 12 by the film resistance 11 (hereinafter, referred to as surface / membrane resistance ratio) is small and the electrostatic capacity between the adsorption surfaces is large. Further, due to the surface resistance 12 becomes smaller in the former, the air in the molecule on the insulating film 6 side, in particular conductive hydroxyl molecules (OH -) and water vapor molecules (H
This is because 2 O) is adsorbed.

これは通常起こりうる現象なので面/膜抵抗比を大きく
するためには、膜抵抗を小さくすることが望ましい。
Since this is a phenomenon that usually occurs, it is desirable to reduce the film resistance in order to increase the surface / film resistance ratio.

本発明では、絶縁膜として酸素の少ない酸化物系絶縁
膜、窒素の少ない窒化物系絶縁膜又は低抵抗材質を混入
した絶縁膜を用いることにより、1013Ω・cm以下の体積
固有抵抗をもつ絶縁膜を有する静電チャックを実現して
いる。その結果、上述した面/膜抵抗比を大きくするこ
とができるので、高い静電力をもつ静電チャックを得る
ことができる。
In the present invention, by using an oxide-based insulating film with less oxygen, a nitride-based insulating film with less nitrogen, or an insulating film mixed with a low-resistance material as the insulating film, it has a volume resistivity of 10 13 Ω · cm or less. An electrostatic chuck having an insulating film is realized. As a result, the above-mentioned surface / film resistance ratio can be increased, so that an electrostatic chuck having a high electrostatic force can be obtained.

更に、絶縁膜の表面に凹凸をつけることにより、絶縁膜
と試料面の間の空間を大きくした。その結果、絶縁膜と
試料面間の静電容量を小さくでき静電力の応答性を高く
することができる。
Further, the surface of the insulating film is made uneven to increase the space between the insulating film and the sample surface. As a result, the capacitance between the insulating film and the sample surface can be reduced and the response of the electrostatic force can be improved.

〔実施例1〕 第1図は本発明の実施例の一つを示したものである。シ
ート電極100を表面に有するセラミック基板101から成る
支持板102の表面に、シート電極100を覆うように絶縁膜
103が形成されている。シート電極100には正の電圧が印
加されるように電源104が接続されている。本発明の特
徴は、絶縁膜103として、体積固有抵抗が1013Ω・cm以
下の比較的低抵抗の絶縁膜を用いる点である。
[Embodiment 1] FIG. 1 shows one of the embodiments of the present invention. An insulating film is formed on the surface of a supporting plate 102 made of a ceramic substrate 101 having a sheet electrode 100 on its surface so as to cover the sheet electrode 100.
103 is formed. A power supply 104 is connected to the sheet electrode 100 so that a positive voltage is applied. A feature of the present invention is that as the insulating film 103, an insulating film having a volume resistivity of 10 13 Ω · cm or less and a relatively low resistance is used.

本実施例の1つの態様としては絶縁膜103にSiO(x<
2)を用いている。このSiO(x<2)を形成するた
めには、例えばSiをターゲットに電子ビーム蒸着をする
際、x<2の膜になるように酸素雰囲気の酸素の流量を
制御する。このように制御することによりSiO中の半
導体物質であるSiOの組成量を増大させることができ、
所望の膜抵抗を有するSiOを得ることができる。
In one embodiment of this embodiment, the insulating film 103 is formed with SiO x (x <
2) is used. In order to form this SiO x (x <2), for example, when electron beam evaporation is performed with Si as a target, the flow rate of oxygen in the oxygen atmosphere is controlled so that a film of x <2 is obtained. By controlling in this way, the composition amount of SiO which is a semiconductor substance in SiO x can be increased,
SiO x having a desired film resistance can be obtained.

更に本実施例の他の態様によれば絶縁膜103として抵抗
低減材を混入したアルミナを用いている。即ち絶縁膜10
3としては、例えばアルミナ(Al2O3)より抵抗値が小さ
くかつ主材であるアルミナとよく混じる抵抗低減材とし
て例えば金属チタニウムの超微粒子をアルミナに混入焼
成して形成したアルミナ膜を用いればよい。
Further, according to another aspect of this embodiment, the insulating film 103 is made of alumina mixed with a resistance reducing material. That is, the insulating film 10
For example, an alumina film formed by mixing ultrafine particles of metal titanium into alumina and firing as a resistance reducing material having a smaller resistance value than alumina (Al 2 O 3 ) and well mixed with alumina as a main material Good.

第2図は、前述の焼成アルミナ(Al2O3)膜18、焼成酸
化硅素(SiO2)膜19、電子ビーム蒸着酸化硅素膜20およ
び、チタニウム混入焼成アルミナ膜21、それぞれにおけ
る静電力と電界強度との関係を真空中で求めた実験値で
ある。第2−B図に示すように、従来法で形成した焼成
アルミナ(Al2O3)膜18および焼成酸化硅素(SiO2)膜1
9と、本法により形成した電子ビーム蒸着酸化硅素膜20
およびチタニウム混入焼成アルミナ膜21との、静電力の
大きさを同電界強度で比較すると、本法の方が1桁ない
し2桁ほど大きく、とくにチタニウム混入焼成アルミナ
21は、低電界強度で高静電力が得られる。
FIG. 2 shows the electrostatic force and electric field in each of the above-mentioned baked alumina (Al 2 O 3 ) film 18, baked silicon oxide (SiO 2 ) film 19, electron beam vapor-deposited silicon oxide film 20, and titanium-mixed baked alumina film 21. It is an experimental value obtained by obtaining the relationship with the strength in a vacuum. As shown in FIG. 2-B, a calcined alumina (Al 2 O 3 ) film 18 and a calcined silicon oxide (SiO 2 ) film 1 formed by a conventional method.
9 and an electron beam evaporated silicon oxide film 20 formed by this method
Comparing the magnitude of the electrostatic force with the sintered alumina film 21 mixed with titanium at the same electric field strength, this method is larger by one or two orders of magnitude.
In No. 21, high electrostatic force can be obtained with low electric field strength.

このように、欠乏法や混入法により膜抵抗の適正化を図
った本法の効果は歴然であり、かつ、この効果が得られ
る体積固有抵抗の適正な値は1013Ωcm以下であることも
明白である。
In this way, the effect of this method, in which the film resistance is optimized by the deficiency method and the mixing method, is clear, and the appropriate value of the volume resistivity to obtain this effect is 10 13 Ωcm or less. It's obvious.

以上の実験データは、アルミナ(Al2O3)および酸化硅
素(SiO2)系の絶縁膜に本法の絶縁膜形成法を適用した
結果の一例を示したにすぎず、これに限るものでなく、
高電界強度化と膜抵抗の適正化を併せて達成できればよ
く、例えば、高体積固有抵抗かつ、高絶縁体のアルミナ
(Al2O3)、窒化硅素(Si3N4)、ベリリア(BeO)、チ
タン酸バリウム(BaTiO3)あるいは5酸化タンタル(Ta
O5)などに欠乏法を、また、これらに種々の純金属や硅
素(Si)に代表される半導体材料、あるいは低抵抗セラ
ミックであるチタニア(TiO2)、チタンカーバイト(Ti
C)、炭化硅素(SiC)、ジルコニア(ZrO2)などと組合
せる混入法が適用できることは言うまでもない。
The above experimental data only show one example of the result of applying the insulating film forming method of the present method to the insulating film of alumina (Al 2 O 3 ) and silicon oxide (SiO 2 ) and are not limited to this. Without
It suffices to achieve both high electric field strength and appropriate film resistance, for example, alumina (Al 2 O 3 ), silicon nitride (Si 3 N 4 ), beryllia (BeO) with high volume resistivity and high insulation. , Barium titanate (BaTiO 3 ) or tantalum pentoxide (Ta
O 5 ), depletion methods, semiconductor materials typified by various pure metals and silicon (Si), and low resistance ceramics such as titania (TiO 2 ), titanium carbide (Ti
It goes without saying that the mixing method combined with C), silicon carbide (SiC), zirconia (ZrO 2 ) and the like can be applied.

一方、静電力の低応答性は、第4図に示す微小な空間8
を絶縁層とする吸着面間の静電容量が大きいことに起因
しており、吸着面間の電荷クーロン力であるから、微小
空間とならぬよう吸着面間の空間8を大きくすること
で、静電容量を小さくし高応答の吸着板−電極間の電荷
クーロン力を利用すれば良いことになる。
On the other hand, the low responsiveness of the electrostatic force is due to the small space 8 shown in FIG.
This is due to the large electrostatic capacitance between the adsorbing surfaces with the insulating layer as an insulating layer, and because of the charge Coulomb force between the adsorbing surfaces, by increasing the space 8 between the adsorbing surfaces so as not to be a minute space, It suffices to reduce the electrostatic capacity and use the charge Coulomb force between the adsorption plate and the electrode with high response.

〔実施例2〕 第3図は、実施例1で述べた本発明の絶縁膜(以下「本
絶縁膜」という)の表面に凹凸をつけた1つの実施例を
示したものである。第3−A図は本絶縁膜面に微小凸部
を形成した実施例の平面図、第3−B図は本絶縁膜面に
微小凸部を形成する説明図である。
[Embodiment 2] FIG. 3 shows one embodiment in which the surface of the insulating film of the present invention described in Embodiment 1 (hereinafter referred to as "the present insulating film") is uneven. FIG. 3-A is a plan view of an embodiment in which minute convex portions are formed on the surface of the insulating film, and FIG. 3-B is an explanatory view of forming minute convex portions on the surface of the insulating film.

絶縁膜103と支持板102は実施例1で述べたように構成さ
れている。本実施例2では、実施例1の絶縁膜103に微
小凸部22を備えたことを特徴とする。この微小凸部を形
成するためには、例えば、以下のように形成する。つま
り、第3−B図に示すように回転砥石24の径は適宜に定
めてよいが、砥石40の幅は形成する微小凸部22間の凹部
溝23幅に一致させる。まず、絶縁膜103に所望する凹部
溝23深さの切り込みを与えながら、第3−A図の矢印A2
5の方向に絶縁膜103上を等間隔で走査する。この場合、
回転砥石24の送りピッチは砥石24の幅に、所望する微小
凸部22の幅を加えた値にする。つぎに、回転砥石24と絶
縁膜103との相対位置を90゜回転させて、同様の加工を
すれば、第3−A図の矢印B26の方向に回転砥石24を走
査させたことになり、絶縁膜103上には直交方向に一定
の間隔で配列した方形状の微小凸部22が残される。この
ように、回転砥石24の幅、切込み深さおよび送りピッチ
を変えることで、所望する大きさと配列の微小凸部22を
絶縁膜103上に容易に形成できる。尚、微小凸部22の形
状が方形になるよう回転砥石24の走査を90゜で示した
が、走査の角度を変えることで、3角形や6角形の形状
の微小凸部22も容易に加工できること、ならびに凹部溝
の加工を一方向とすると線状の長方形となり、凸部が小
面積となるから、これでもよいことなどは言うまでもな
い。
The insulating film 103 and the support plate 102 are configured as described in the first embodiment. The second embodiment is characterized in that the insulating film 103 of the first embodiment is provided with the minute convex portions 22. In order to form this minute convex portion, for example, it is formed as follows. That is, as shown in FIG. 3-B, the diameter of the rotary grindstone 24 may be appropriately determined, but the width of the grindstone 40 is made to match the width of the concave groove 23 between the minute convex portions 22 to be formed. First, while cutting the insulating film 103 to a desired depth of the concave groove 23, the arrow A2 in FIG.
The insulating film 103 is scanned in the direction of 5 at equal intervals. in this case,
The feed pitch of the rotary grindstone 24 is a value obtained by adding the width of the grindstone 24 to the desired width of the minute convex portion 22. Next, if the relative position between the rotary grindstone 24 and the insulating film 103 is rotated by 90 ° and the same processing is performed, it means that the rotary grindstone 24 is scanned in the direction of arrow B26 in FIG. 3-A. On the insulating film 103, the rectangular small convex portions 22 arranged at regular intervals in the orthogonal direction are left. As described above, by changing the width, the cutting depth and the feed pitch of the rotary grindstone 24, it is possible to easily form the minute convex portions 22 having a desired size and arrangement on the insulating film 103. The scanning of the rotary grindstone 24 is shown at 90 ° so that the minute protrusions 22 have a square shape, but the triangular or hexagonal minute protrusions 22 can be easily processed by changing the scanning angle. It is needless to say that this is also possible because it is possible, and if the concave groove is processed in one direction, it becomes a linear rectangle and the convex portion has a small area.

上記は絶縁膜103上に凸部を形成する一例であって、こ
れに限るものでなく、凹部の加工により凸部を形成する
なら、例えばレーザ彫刻法で凹部を熔融蒸発しても形成
できること、また、逆に凸部を直接絶縁膜103上に、例
えば、ポスタの作成に用いられるスクリーン印刷法等の
手段によって、付着形成させても良いことは言うまでも
ない。
The above is an example of forming a convex portion on the insulating film 103, and the present invention is not limited to this. If the convex portion is formed by processing the concave portion, it can be formed by melting and evaporating the concave portion by, for example, a laser engraving method, On the contrary, it goes without saying that the convex portion may be directly formed on the insulating film 103 by a means such as a screen printing method used for forming a poster.

いずれにしても、絶縁膜103上に凹部より、凸部の面積
が小さくなるような段差を設ければ、その面積比に比例
して、ウエハの平面度矯正におけるダスト付着の悪影響
や静電力の低応答性を改善できることになる。
In any case, if a step is formed on the insulating film 103 so that the area of the convex portion is smaller than that of the concave portion, the adverse effect of dust adhesion and electrostatic force in the flatness correction of the wafer are proportional to the area ratio. The low responsiveness can be improved.

〔発明の効果〕〔The invention's effect〕

以上説明したように、実施例で示した本発明の絶縁膜
は、大気−真空雰囲気、いずれでも低電界強度で大きな
静電力が得られる利点がある。このことは、低電界強度
・高静電力な分だけ、低電圧で静電チャックを動作で
き、また、絶縁膜を厚く形成できる。低電圧で静電チャ
ックを動作できることは、半導体素子製造プロセスに適
用するに当って、素子に対する絶縁破壊等の障害を軽減
でき、また、印加電源の構成も容易となる。一方、絶縁
膜を厚くできることは、絶縁膜上に凹部と凸部より成る
段差が形成でき、これによって電圧の印加や停止に伴な
う静電力の発生や消滅を高応答にでき、静電チャックの
着脱を高速化でき、さらにウェハの平面度矯正における
ダストの影響を確率的に防止できる等の効果を生ずる。
加えて、静電チャックが真空雰囲気で導体または半導体
材質をチャッキングできる唯一の手段であることも相ま
って、真空装置を多用する半導体素子製造工程、例えば
電子ビームを用いた回路パターンの露光・転写あるいは
検査装置、ならびにドライエッチングやドライコーティ
ングあるいはイオン注入装置などにおけるウエハの吸着
固定や大気−真空間へ搬送するためのチャックなどに用
いれば、回路パターンの微細化や素子の高品質化あるい
は自動化による生産性の向上などに直接または間接的な
効果を発揮できる。
As described above, the insulating film of the present invention shown in the examples has an advantage that a large electrostatic force can be obtained with a low electric field strength in any atmosphere-vacuum atmosphere. This means that the electrostatic chuck can be operated at a low voltage due to the low electric field strength and high electrostatic force, and the insulating film can be formed thick. Being able to operate the electrostatic chuck at a low voltage can reduce obstacles such as dielectric breakdown to the element when applied to the semiconductor element manufacturing process, and also can easily configure the applied power source. On the other hand, being able to thicken the insulating film makes it possible to form a step made up of a concave portion and a convex portion on the insulating film, which makes it possible to make a high response to the generation and disappearance of the electrostatic force associated with the application and stop of voltage, and thus the electrostatic chuck. It is possible to speed up the attachment and detachment of the wafer, and to prevent the influence of dust in correcting the flatness of the wafer stochastically.
In addition, the electrostatic chuck is the only means capable of chucking a conductor or a semiconductor material in a vacuum atmosphere, so that a semiconductor device manufacturing process using a vacuum apparatus frequently, for example, exposure / transfer of a circuit pattern using an electron beam or If it is used as an inspection device, a chuck for wafer adsorption and fixation in dry etching or dry coating, or an ion implantation device, or a chuck for transferring between air and vacuum, production by miniaturization of circuit patterns and improvement of element quality or automation It can exert a direct or indirect effect in improving the sex.

【図面の簡単な説明】[Brief description of drawings]

第1図は本発明の絶縁膜と支持板の構成図、第2図は従
来法と本法により形成した絶縁膜の体積固有抵抗と電界
強度との実験データ及び従来法と本法により形成した絶
縁膜の静電力と電界強度との実験データ、第3−A図,
第3−B図は絶縁膜面に微小凸部を加工する一実施例の
平面図、第4図は静電力の発生メカニズムを説明するた
めの原理図、第5図は静電チャックの基本構造を示した
断面図で、 1は試料料、2は支持板、3は絶縁層、4は直流電源、
5は吸着板、6は絶縁膜、8は空間、9は電極、10はコ
ンデンサ、11は膜抵抗、12は表面抵抗、13は空間抵抗、
14は接触点、15は接触抵抗、16は負電荷、17は正電荷、
18は従来法による焼成アルミナ膜、19は従来法による焼
成酸化硅素膜、20は本発明による蒸着酸化硅素膜、21は
本発明によるチタニウム混入焼成アルミナ膜、22は微小
凸部、23は凹部溝、24は回転砥石、25は矢印A、26は矢
印B、100はシート電極、101はセラミック基板、102は
支持板、103は本絶縁膜、104は直流電源である。
FIG. 1 is a configuration diagram of an insulating film and a supporting plate of the present invention, and FIG. 2 is experimental data of volume resistivity and electric field strength of an insulating film formed by the conventional method and the present method and formed by the conventional method and the present method. Experimental data of electrostatic force and electric field strength of insulating film, FIG. 3-A,
FIG. 3-B is a plan view of an embodiment in which a minute convex portion is processed on an insulating film surface, FIG. 4 is a principle diagram for explaining a mechanism of electrostatic force generation, and FIG. 5 is a basic structure of an electrostatic chuck. 1 is a sample material, 2 is a support plate, 3 is an insulating layer, 4 is a DC power supply,
5 is an adsorption plate, 6 is an insulating film, 8 is a space, 9 is an electrode, 10 is a capacitor, 11 is a film resistance, 12 is a surface resistance, 13 is a space resistance,
14 is a contact point, 15 is a contact resistance, 16 is a negative charge, 17 is a positive charge,
Reference numeral 18 is a conventional fired alumina film, 19 is a conventional fired silicon oxide film, 20 is a vapor deposited silicon oxide film according to the present invention, 21 is a titanium mixed fired alumina film according to the present invention, 22 is a minute convex portion, and 23 is a concave groove. 24 is a rotary grindstone, 25 is an arrow A, 26 is an arrow B, 100 is a sheet electrode, 101 is a ceramic substrate, 102 is a support plate, 103 is this insulating film, and 104 is a DC power supply.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 松尾 誠太郎 神奈川県厚木市森の里若宮3番1号 日本 電信電話株式会社厚木電気通信研究所内 (56)参考文献 特開 昭58−137536(JP,A) 特開 昭58−223670(JP,A) ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Seitaro Matsuo 3-1, Morinosato Wakamiya, Atsugi City, Kanagawa Pref. Atsugi Telecommunications Research Laboratories, Nippon Telegraph and Telephone Corporation (56) Reference JP-A-58-137536 (JP, A) Kai-sho 58-223670 (JP, A)

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】電極の少なくとも表面に絶縁膜を有し、該
絶縁膜は酸化物又は窒化物であり、前記酸化物の酸素又
は前記窒化物の窒素は化学量論的組成よりも少ないこと
を特徴とする静電チャック。
1. An electrode having an insulating film on at least a surface, wherein the insulating film is an oxide or a nitride, and oxygen of the oxide or nitrogen of the nitride is less than a stoichiometric composition. Characteristic electrostatic chuck.
【請求項2】前記絶縁膜はSiO(x<2)であること
を特徴とする特許請求の範囲第1項記載の静電チャッ
ク。
2. The electrostatic chuck according to claim 1, wherein the insulating film is SiO x (x <2).
【請求項3】前記絶縁膜はSi3N(y<4)であること
を特徴とする特許請求の範囲第1項記載の静電チャッ
ク。
3. The electrostatic chuck according to claim 1, wherein the insulating film is Si 3 N y (y <4).
【請求項4】前記絶縁膜上に凹部と凸部より成る段差を
設けたことを特徴とする特許請求の範囲第1項記載の静
電チャック。
4. The electrostatic chuck according to claim 1, wherein a step formed of a concave portion and a convex portion is provided on the insulating film.
【請求項5】電極の少なくとも表面に絶縁膜を有し、該
絶縁膜は、体積固有抵抗の高い絶縁体材質に導体,半導
体あるいは低抵抗体材質を混合した体積固有抵抗1013Ω
cm以下の絶縁膜であることを特徴とする静電チャック。
5. An electrode having an insulating film on at least the surface, wherein the insulating film has a volume resistivity of 10 13 Ω, which is a mixture of an insulator material having a high volume resistivity with a conductor, a semiconductor or a low resistance material.
An electrostatic chuck characterized by being an insulating film of cm or less.
【請求項6】前記絶縁膜上に凹部と凸部より成る段差を
設けたことを特徴とする特許請求の範囲第5項記載の静
電チャック。
6. The electrostatic chuck according to claim 5, wherein a step formed of a concave portion and a convex portion is provided on the insulating film.
JP61242322A 1986-10-13 1986-10-13 Electrostatic check Expired - Lifetime JPH0719831B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61242322A JPH0719831B2 (en) 1986-10-13 1986-10-13 Electrostatic check

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61242322A JPH0719831B2 (en) 1986-10-13 1986-10-13 Electrostatic check

Publications (2)

Publication Number Publication Date
JPS6395644A JPS6395644A (en) 1988-04-26
JPH0719831B2 true JPH0719831B2 (en) 1995-03-06

Family

ID=17087481

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61242322A Expired - Lifetime JPH0719831B2 (en) 1986-10-13 1986-10-13 Electrostatic check

Country Status (1)

Country Link
JP (1) JPH0719831B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002319614A (en) * 2001-02-13 2002-10-31 Nihon Ceratec Co Ltd Electrostatic chuck
JP2016187046A (en) * 2012-02-03 2016-10-27 エーエスエムエル ネザーランズ ビー.ブイ. Substrate holder and method of manufacturing substrate holder

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02206147A (en) * 1989-02-06 1990-08-15 Toto Ltd Manufacture of electrostatic chuck
JP2537739Y2 (en) * 1989-11-22 1997-06-04 国際電気株式会社 Electrostatic suction device
JPH03187240A (en) * 1989-12-18 1991-08-15 Nikon Corp Electrostatic chuck
JPH0449879A (en) * 1990-06-15 1992-02-19 Nikon Corp Electrostatic chuck device
JP3064409B2 (en) * 1990-11-30 2000-07-12 株式会社日立製作所 Holding device and semiconductor manufacturing apparatus using the same
JP3662909B2 (en) * 1990-12-25 2005-06-22 日本碍子株式会社 Wafer adsorption heating device and wafer adsorption device
JP3699349B2 (en) * 1990-12-25 2005-09-28 日本碍子株式会社 Wafer adsorption heating device
JPH0755423B2 (en) * 1991-03-29 1995-06-14 日本碍子株式会社 Wafer holder manufacturing method
JP3447305B2 (en) * 1991-07-30 2003-09-16 京セラ株式会社 Electrostatic chuck
JPH0563063A (en) * 1991-09-02 1993-03-12 Nikon Corp Electrostatic chuck device
US5413360A (en) * 1992-12-01 1995-05-09 Kyocera Corporation Electrostatic chuck
US5633073A (en) * 1995-07-14 1997-05-27 Applied Materials, Inc. Ceramic susceptor with embedded metal electrode and eutectic connection
US5817406A (en) * 1995-07-14 1998-10-06 Applied Materials, Inc. Ceramic susceptor with embedded metal electrode and brazing material connection
JP3670416B2 (en) 1995-11-01 2005-07-13 日本碍子株式会社 Metal inclusion material and electrostatic chuck
JP3626933B2 (en) * 2001-02-08 2005-03-09 東京エレクトロン株式会社 Manufacturing method of substrate mounting table
KR102773461B1 (en) 2019-12-13 2025-02-27 미쯔이가가꾸가부시끼가이샤 Method for demounting a pellicle, and device for demounting a pellicle

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5267353A (en) * 1975-12-01 1977-06-03 Hitachi Ltd Electrostatic chuck
JPS5377489A (en) * 1976-12-21 1978-07-08 Taihei Chem Static holder
JPS55115047U (en) * 1979-02-06 1980-08-13
JPS5623532A (en) * 1979-08-02 1981-03-05 Fuji Heavy Ind Ltd Air-fuel ratio controller
JPS6059104B2 (en) * 1982-02-03 1985-12-23 株式会社東芝 electrostatic chuck board
JPS58223670A (en) * 1982-06-18 1983-12-26 松下電器産業株式会社 High dielectric constant porcelain composition
EP0138254B1 (en) * 1983-09-30 1988-06-01 Philips Electronics Uk Limited Electrostatic chuck and loading method
JPS60261377A (en) * 1984-06-08 1985-12-24 Nippon Telegr & Teleph Corp <Ntt> Electrostatic chuck and manufacture thereof
JPH0697675B2 (en) * 1985-10-21 1994-11-30 東陶機器株式会社 Electrostatic chuck base

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002319614A (en) * 2001-02-13 2002-10-31 Nihon Ceratec Co Ltd Electrostatic chuck
JP2016187046A (en) * 2012-02-03 2016-10-27 エーエスエムエル ネザーランズ ビー.ブイ. Substrate holder and method of manufacturing substrate holder

Also Published As

Publication number Publication date
JPS6395644A (en) 1988-04-26

Similar Documents

Publication Publication Date Title
JPH0719831B2 (en) Electrostatic check
US5880924A (en) Electrostatic chuck capable of rapidly dechucking a substrate
JP2938679B2 (en) Ceramic electrostatic chuck
US5384682A (en) Electrostatic chuck
JP2665242B2 (en) Electrostatic chuck
US5166856A (en) Electrostatic chuck with diamond coating
US4184188A (en) Substrate clamping technique in IC fabrication processes
JPH05235152A (en) Electrostatic chuck
JP2021141141A (en) Electrostatic chuck
JPH07297265A (en) Electrostatic chuck
US20080151466A1 (en) Electrostatic chuck and method of forming
JPH11176920A (en) Electrostatic suction device
JP2513995B2 (en) Electrostatic check
JPH056433B2 (en)
JPH09293774A (en) Electrostatic chuck
JP3064653B2 (en) Electrostatic chuck
JPH0687493B2 (en) Thin film capacitors
JPH0727961B2 (en) Method of manufacturing electrostatic chuck plate
JP2000012666A (en) Electrostatic chuck
JPS6114660B2 (en)
JPH0563062A (en) Electrostatic chuck
JP2005116686A (en) Bipolar electrostatic chuck
JP3180998B2 (en) Electrostatic chuck
JPH1187479A (en) Electrostatic chuck
JP3370532B2 (en) Electrostatic chuck