JPH06168039A - Power system - Google Patents
Power systemInfo
- Publication number
- JPH06168039A JPH06168039A JP31954192A JP31954192A JPH06168039A JP H06168039 A JPH06168039 A JP H06168039A JP 31954192 A JP31954192 A JP 31954192A JP 31954192 A JP31954192 A JP 31954192A JP H06168039 A JPH06168039 A JP H06168039A
- Authority
- JP
- Japan
- Prior art keywords
- output
- power supply
- pattern
- computer
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Control Of Voltage And Current In General (AREA)
Abstract
(57)【要約】
【目的】 高速に一定パタ―ンの出力制御運転ができる
という従来のパタ―ン制御電源の利点を保ちながら、パ
タ―ン運転終了後も電源出力を制御可能な電源システム
を供給する。
【構成】 電源制御部(4A)内に2系統の出力基準受
信手段(6A,6B)を備え、一方はパタ―ンメモリ盤
(3)から出力基準信号を受けとり、もう一方は計算機
(1)から受けとるようにする。さらに2系統の出力基
準受信手段と出力制御手段(8)の間にこのどちらか一
方の信号を選択する選択手段(7A)を備える。こうし
て、パタ―ン運転中はパタ―ンメモリ盤から受けとる出
力パタ―ンどおりの運転を可能とし、パタ―ン運転終了
後は計算機からの基準信号を選択することで電源出力の
制御を可能とする。
(57) [Summary] [Purpose] A power supply system that can control the power output even after the pattern operation is completed, while maintaining the advantage of the conventional pattern control power supply that can perform constant pattern output control operation at high speed. To supply. [Structure] The power control unit (4A) is provided with two systems of output reference receiving means (6A, 6B), one receives the output reference signal from the pattern memory board (3), and the other receives from the computer (1). I will receive it. Further, a selection means (7A) for selecting one of the two signals is provided between the output reference receiving means and the output control means (8) of the two systems. In this way, it is possible to operate according to the output pattern received from the pattern memory board during pattern operation, and to control the power output by selecting the reference signal from the computer after the pattern operation is completed. .
Description
【0001】[0001]
【産業上の利用分野】本発明はシンクロトロン等の電磁
石励磁等用いられる電源システムに関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power supply system used for exciting an electromagnet such as a synchrotron.
【0002】[0002]
【従来の技術】図4に従来の電源システムの構成図を示
す。電源装置の出力パタ―ンを作成する計算機1、出力
パタ―ンの変化の時間の管理を行うタイミング盤2、出
力パタ―ンデ―タ保存手段3Aを備えるパタ―ンメモリ
管3及び電源装置4によりシステムは構成され、出力電
源が負荷5に供給される。また、電源装置4は電源制御
部4Aと電源出力部4Bより構成されている。2. Description of the Related Art FIG. 4 shows a configuration diagram of a conventional power supply system. A computer 1 for creating an output pattern of a power supply device, a timing board 2 for managing the time of a change in the output pattern, a pattern memory tube 3 having an output pattern data storage means 3A, and a power supply device 4 The system is configured by and the output power is supplied to the load 5. The power supply device 4 is composed of a power supply control unit 4A and a power supply output unit 4B.
【0003】電源装置4の制御方法は次のとおりであ
る。出力パタ―ンは計算機1により作成され、パタ―ン
デ―タ伝送信号11として、パタ―ンメモリ盤3にあるパ
タ―ンデ―タ保存手段3Aに格納される。パタ―ン運転
開始とともにタイミング盤2からタイミング信号12がパ
タ―ンメモリ盤3へ送られ、この信号12に管理される時
間間隔で出力基準値13Aが、電源装置4の電源制御部4
A内にある出力基準受信手段6Aに送られる。出力基準
値13Aは出力基準値14Aとして出力制御手段8へ送られ
る。出力制御手段8は出力制御信号16によって電源出力
部4Bからの出力17を制御する。このとき出力17をモニ
タして出力モニタ信号18として取り込むことでフィ―ト
バック制御を行うこともある。The control method of the power supply device 4 is as follows. The output pattern is created by the computer 1, and is stored as the pattern data transmission signal 11 in the pattern data storage means 3A in the pattern memory board 3. A timing signal 12 is sent from the timing board 2 to the pattern memory board 3 at the start of the pattern operation, and the output reference value 13A is set at the power control unit 4 of the power supply device 4 at the time intervals controlled by the signal 12.
It is sent to the output reference receiving means 6A in A. The output reference value 13A is sent to the output control means 8 as the output reference value 14A. The output control means 8 controls the output 17 from the power supply output section 4B by the output control signal 16. At this time, the output 17 may be monitored and captured as the output monitor signal 18 to perform feedback control.
【0004】ところで従来のパタ―ン制御電源システム
は、図2に示すように出力パタ―ンが運転前に定められ
たパタ―ンどおりになっている。つまり、パタ―ン運転
中はパタ―ン運転中の出力21のとおり制御できるが、パ
タ―ン運転終了後は図2の出力22のとおりパタ―ン運転
終了時の出力に保持することしかできない。すなわち、
運転開始後の調整が不可能であった。By the way, in the conventional pattern control power supply system, as shown in FIG. 2, the output pattern is in accordance with the pattern determined before the operation. In other words, during pattern operation, output 21 can be controlled during pattern operation, but after pattern operation is completed, output 22 at the end of pattern operation can only be maintained. . That is,
Adjustment after the start of operation was impossible.
【0005】[0005]
【発明が解決しようとする課題】以上説明したように従
来の電源システムではパタ―ン運転終了後電源出力を制
御できないという不都合があった。As described above, the conventional power supply system has a disadvantage that the power supply output cannot be controlled after the completion of the pattern operation.
【0006】そこで本発明は高速に一定パタ―ンの出力
制御運転ができるという従来のパタ―ン制御電源の利点
を保ちながら、パタ―ン運転終了後も電源出力を制御可
能な電源システムを供給することを目的とする。Therefore, the present invention supplies a power supply system capable of controlling the power output even after the completion of the pattern operation, while maintaining the advantage of the conventional pattern control power supply that the output control operation of the constant pattern can be performed at high speed. The purpose is to do.
【0007】[0007]
【課題を解決するための手段】上記目的を達成するため
に本発明では以下の手段をとる。In order to achieve the above object, the present invention takes the following means.
【0008】すなわち電源制御部内に2系統の出力基準
受信手段を備え、一方はパタ―ンメモリ盤から出力基準
信号を受けとり、もう一方は計算機から受けとるように
する。さらに2系統の出力基準受信手段と出力制御手段
の間にこのどちらか一方の信号を選択する選択手段を備
えることにより、パタ―ン運転中はパタ―ンメモリ盤か
ら受けとる出力パタ―ンどおりの運転を可能とし、パタ
―ン運転終了後は計算機からの基準信号を選択すること
で電源出力の制御を可能とする。That is, the power control unit is provided with two systems of output reference receiving means, one receives the output reference signal from the pattern memory board and the other receives from the computer. Further, by providing a selecting means for selecting one of these signals between the output reference receiving means and the output control means of the two systems, the operation according to the output pattern received from the pattern memory board during the pattern operation. After the pattern operation is completed, the power output can be controlled by selecting the reference signal from the computer.
【0009】[0009]
【作用】上記手段によって電源システムに高速かつ高精
度のパタ―ン運転機能と計算機からのリアルタイムでの
調整機能を持つ電源システムを構築することができる。By the above means, it is possible to construct a power supply system having a high-speed and highly accurate pattern operation function and a real-time adjustment function from a computer in the power supply system.
【0010】[0010]
【実施例】以下本発明の一実施例について、図1及び図
2を用いて説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to FIGS.
【0011】図1は本発明の一実施例についてその構成
を示したものである。電源装置4内の電源制御部4Aは
2つの基準信号受信手段6A,6Bを備える。一方の基
準信号受信手段6Aはパタ―ンメモリ盤3内のパタ―ン
デ―タ保存手段3Aからの出力基準値13Aを受信し、も
う一方の基準信号受信手段6Bは計算機1からの出力基
準値13Bを受信する。2系統の出力基準信号13A,13B
は、どちらか一方の出力基準を選択する選択手段4Aに
入力される。選択手段7Aは、計算機1からの選択信号
19により一方を選択し、適切な出力基準信号15として出
力制御手段8へ通知する。なお場合によっては選択信号
はパタ―ンメモリ盤3から入力することもありうる。FIG. 1 shows the configuration of an embodiment of the present invention. The power supply control unit 4A in the power supply device 4 includes two reference signal receiving means 6A and 6B. One reference signal receiving means 6A receives the output reference value 13A from the pattern data storing means 3A in the pattern memory board 3, and the other reference signal receiving means 6B receives the output reference value from the computer 1. Receive 13B. Two output reference signals 13A, 13B
Is input to the selection means 4A which selects either one of the output standards. The selection means 7A is a selection signal from the computer 1.
One is selected by 19 and the output control means 8 is notified as an appropriate output reference signal 15. In some cases, the selection signal may be input from the pattern memory board 3.
【0012】図2は本実施例による電源システムの出力
変化を示したものである。この場合、パタ―ン運転中は
パタ―ンメモリ3からの出力基準値13Aが選択信号19に
より指定されており、高速・高精度のパタ―ン運転出力
21が得られる。パタ―ン運転が終了すると、パタ―ンメ
モリ盤3からの出力基準13Aはタイミング信号12の停止
直前の値に保持される。このあと、選択信号19を計算機
1からの出力基準値13Bを選択することに切り換えるこ
とによって、出力22に示すように計算機1を介して電源
装置4の電源出力部4Bの機能の許す範囲で任意の出力
を得ることができる。このように従来の電源システムで
はパタ―ン運転後の電源出力の制御はできなかったが、
本実施例によれば計算機から出力基準値を与えることで
制御できる。FIG. 2 shows changes in the output of the power supply system according to this embodiment. In this case, the output reference value 13A from the pattern memory 3 is specified by the selection signal 19 during the pattern operation, and the high-speed and high-accuracy pattern operation output.
You get 21. When the pattern operation is completed, the output reference 13A from the pattern memory board 3 is held at the value immediately before the stop of the timing signal 12. After that, the selection signal 19 is switched to select the output reference value 13B from the computer 1, so that the output can be set to any value within the range permitted by the function of the power output unit 4B of the power supply device 4 via the computer 1 as shown by the output 22. You can get the output of In this way, the conventional power supply system could not control the power output after the pattern operation.
According to this embodiment, control can be performed by giving an output reference value from a computer.
【0013】(他の実施例)図3に示す実施例において
は、パタ―ンメモリ盤3からの出力基準信号13Aと計算
機1からの出力基準信号13Bを出力基準受信手段が受け
とった後、加算手段7Bにおいて加算したものを出力基
準値15として出力制御手段8に与える構成をとったもの
である。本実施例においても図2に示す電源出力の制御
が可能である。(Other Embodiment) In the embodiment shown in FIG. 3, after the output reference signal 13A from the pattern memory board 3 and the output reference signal 13B from the computer 1 are received by the output reference receiving means, the adding means is added. 7B, the added value is given to the output control means 8 as the output reference value 15. Also in this embodiment, it is possible to control the power supply output shown in FIG.
【0014】[0014]
【発明の効果】以上のように本発明によれば、パタ―ン
メモリ盤による高速・高精度のパタ―ン運転機能と、計
算機によるリアルタイム制御機能を併せもつ電源システ
ムを提供できる。As described above, according to the present invention, it is possible to provide a power supply system having both a high-speed and high-precision pattern operation function by a pattern memory board and a real-time control function by a computer.
【図1】本発明の第1の実施例の構成を示す図FIG. 1 is a diagram showing a configuration of a first embodiment of the present invention.
【図2】第1の実施例の電源出力を示す図FIG. 2 is a diagram showing a power output of the first embodiment.
【図3】本発明の第2の実施例の構成を示す図FIG. 3 is a diagram showing a configuration of a second exemplary embodiment of the present invention.
【図4】従来の構成を示す図FIG. 4 is a diagram showing a conventional configuration.
【図5】従来の電源出力を示す図FIG. 5 is a diagram showing a conventional power supply output.
1…計算機 2…タイミング盤 3…パタ―ンメモリ盤 3A…パタ―ンデ―タ保存手段 4…電源装置 4A…電源制御部 4B…電源出力部 5…負荷 6A,6B…出力基準受信手段 7A…選択手段 7B…加算手段 8…出力制御手段 11…パタ―ンデ―タ伝送信号 12…タイミング信号 13A,13B…出力基準値 14A,14B…出力基準値 15…出力基準値 16…出力制御信号 17…出力 18…出力モニタ信号 19…選択信号 21…パタ―ン運転中の出力 22…パタ―ン運転後の出力 DESCRIPTION OF SYMBOLS 1 ... Computer 2 ... Timing board 3 ... Pattern memory board 3A ... Pattern data storage means 4 ... Power supply device 4A ... Power supply control section 4B ... Power supply output section 5 ... Load 6A, 6B ... Output reference receiving means 7A ... Selection means 7B ... Addition means 8 ... Output control means 11 ... Pattern data transmission signal 12 ... Timing signal 13A, 13B ... Output reference value 14A, 14B ... Output reference value 15 ... Output reference value 16 ... Output control signal 17 Output 18 Output monitor signal 19 Selection signal 21 Output during pattern operation 22 Output after pattern operation
Claims (5)
する計算機と出力パタ―ンを保持するパタ―ンメモリ
と、 出力パタ―ンの更新時間を制御するタイミング制御装置
と、 外部からの出力基準値を受信し出力を制御する電源装置
とから成る電源システムにおいて、 電源装置内の電源制御部が、 パタ―ンメモリからの出力基準値を受信する受信手段
と、 計算機からの出力基準値を受信する受信手段と、 これら2つの受信手段で受信した出力基準値の一方を選
択する選択手段とを備えており、 パタ―ンメモリからの出力基準値を用いるパタ―ン制御
と計算機からの出力基準値を用いるリアルタイム制御と
を選択実行するようにしたことを特徴とする電源システ
ム。1. A computer for setting an output and an output pattern of a power supply device, a pattern memory for holding the output pattern, a timing control device for controlling an update time of the output pattern, and an external output. In a power supply system consisting of a power supply unit that receives a reference value and controls the output, the power supply control unit in the power supply unit receives the output reference value from the pattern memory and the output reference value from the computer. And a selection means for selecting one of the output reference values received by these two receiving means, and the pattern control using the output reference value from the pattern memory and the output reference value from the computer. A power supply system characterized in that real-time control using is selectively executed.
信号により行うことを特徴とする請求項1記載の電源シ
ステム。2. The power supply system according to claim 1, wherein the two output reference values are selected by a signal from a computer.
リからの信号により行うことを特徴とする請求項1記載
の電源システム。3. The power supply system according to claim 1, wherein the two output reference values are selected by a signal from a pattern memory.
と、 計算機からの出力基準値を受信する受信手段と、 2つの受信手段で受信した出力基準値を加算する、 加算手段を備えている請求項1記載の電源システム。4. A power supply control unit in the power supply device, receiving means for receiving the output reference value from the pattern memory, receiving means for receiving the output reference value from the computer, and outputs received by the two receiving means. The power supply system according to claim 1, further comprising: an addition unit that adds the reference values.
らの信号により選択することを特徴とする請求項4記載
の電源システム。5. The power supply system according to claim 4, wherein the enable / disable of the function of the adding means is selected by a signal from a computer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP31954192A JPH06168039A (en) | 1992-11-30 | 1992-11-30 | Power system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP31954192A JPH06168039A (en) | 1992-11-30 | 1992-11-30 | Power system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH06168039A true JPH06168039A (en) | 1994-06-14 |
Family
ID=18111405
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP31954192A Pending JPH06168039A (en) | 1992-11-30 | 1992-11-30 | Power system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH06168039A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100488470C (en) | 2003-02-05 | 2009-05-20 | 瑞特医疗技术公司 | Articulating implant system |
-
1992
- 1992-11-30 JP JP31954192A patent/JPH06168039A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100488470C (en) | 2003-02-05 | 2009-05-20 | 瑞特医疗技术公司 | Articulating implant system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6122280A (en) | Packet output device and packet output method | |
| KR20010043447A (en) | Method for analog-digital conversion of analog signals and corresponding analog-digital converter array | |
| JPH06168039A (en) | Power system | |
| JP2574909B2 (en) | Microcomputer | |
| US7643956B2 (en) | Continuous self-calibration of internal analog signals | |
| KR102068210B1 (en) | Method of controlling laser recipe using command mode and Laser Control System | |
| JPH0588786A (en) | System for resetting transfer device | |
| US5357616A (en) | On-line computer system capable of safely and simply processing a message signal | |
| JPH0563448A (en) | Waveform generator | |
| JPH01120610A (en) | Clock input device for microprocessor | |
| JPS6225322A (en) | Crt display controller | |
| JP2504147B2 (en) | Program controller | |
| JPS63198110A (en) | Operating speed control method for electronic equipment | |
| JP2950020B2 (en) | Time proportional output device | |
| JP2003011900A (en) | System and method for increasing efficiency of use of artificial satellite for observation purpose | |
| JPH11308258A (en) | Power source control system for terinal | |
| JP3085764B2 (en) | Transmission method between main controller and remote controller | |
| JP2626184B2 (en) | High frequency heating equipment | |
| JPS6157098A (en) | Memory control system | |
| JPS6013336B2 (en) | A/D conversion device | |
| JP2867480B2 (en) | Memory switching circuit | |
| JPS5868129A (en) | Buffer memory device | |
| JPH04358228A (en) | Process number control system | |
| JP2003023360A (en) | Transmission power control device and transmission power control method | |
| KR970019252A (en) | Intelligent communication card and its manufacturing method |