[go: up one dir, main page]

JPH0559537U - calculator - Google Patents

calculator

Info

Publication number
JPH0559537U
JPH0559537U JP46892U JP46892U JPH0559537U JP H0559537 U JPH0559537 U JP H0559537U JP 46892 U JP46892 U JP 46892U JP 46892 U JP46892 U JP 46892U JP H0559537 U JPH0559537 U JP H0559537U
Authority
JP
Japan
Prior art keywords
memory
data
storage device
insufficient
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP46892U
Other languages
Japanese (ja)
Inventor
眞一 吉田
浩 山下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP46892U priority Critical patent/JPH0559537U/en
Publication of JPH0559537U publication Critical patent/JPH0559537U/en
Pending legal-status Critical Current

Links

Abstract

(57)【要約】 【目的】 メモリ不足時に補助記憶装置に退避していた
データを圧縮することにより、メモリ上に空きエリアを
確保し、補助記憶装置へのデータの退避回数を削減でき
るとともに、データの圧縮が行なわれている為、補助記
憶装置へのデータの転送サイズが少なくなり、高速なs
wap処理を実現できる計算機を得る。 【効果】 メモリ不足時のswap処理の高速化。
(57) [Abstract] [Purpose] By compressing the data saved in the auxiliary storage device when the memory is insufficient, a free area can be secured in the memory and the number of times the data is saved to the auxiliary storage device can be reduced. Since the data is compressed, the transfer size of the data to the auxiliary storage device is reduced, and high-speed s
Obtain a computer that can implement the wap process. [Effect] Speed-up of swap processing when memory is insufficient.

Description

【考案の詳細な説明】[Detailed description of the device]

【0001】[0001]

【産業上の利用分野】[Industrial applications]

この考案は、メモリ管理機構を有する計算機に関するものである。 The present invention relates to a computer having a memory management mechanism.

【0002】[0002]

【従来の技術】[Prior Art]

図3は、「生島誠:UNIX4.2BSDのメモリ管理技法,インターフェイ ス,Vo1.11,No.8,1985」のP290〜P296に記載されたプロセスの 論理アドレスと物理アドレスの対応付けの内容をブロック図に示したものである 。 図において、1は電子計算機本体を、2は計算機の資源を管理するオペレーテ ィングシステムを、3は、ユーザからの資源の確保を示す。 1Aは計算機の主記憶装置を、1Bは計算機の補助記憶装置を示す。 2Aは、オペレーティングシステム内の主記憶管理機構を、2Bは、主記憶が不足 した際起動される、主記憶のデータを補助記憶装置に退避を行なうタスク(通常 swapperと呼ばれる)を示す。 図4は図3内の計算機のオペレーティングシステム2内の処理(2A,2B)の処 理手順を示すフローチャートである。 FIG. 3 shows the contents of the correspondence between the logical address and the physical address of the process described in P290 to P296 of "Makoto Ikushima: Memory management technique of UNIX 4.2 BSD, Interface, Vo1.11, No.8, 1985". Is shown in the block diagram. In the figure, 1 is an electronic computer main body, 2 is an operating system for managing computer resources, and 3 is a resource reserve from a user. 1A indicates a main memory of the computer, and 1B indicates an auxiliary memory of the computer. 2A indicates a main memory management mechanism in the operating system, and 2B indicates a task (usually called swapper) which is started when the main memory is insufficient and saves the data in the main memory to the auxiliary memory. FIG. 4 is a flowchart showing a processing procedure of processing (2A, 2B) in the operating system 2 of the computer in FIG.

【0003】 次ぎに動作について説明する。 図3及び図4に示した従来のswap処理の概略手順について説明する。 プロセス(タスクとほぼ同義語)が、ユーザから実行要求(1) され、主記憶装 置1Aの空きエリアが不足(A1)すると、オペレーティングシステム2は、swap per2Bを起動(B1)し、主記憶装置1Aを利用するプロセスを補助記憶装置1Bに退 避(B2)し主記憶装置1Aの空きエリアを確保し、処理を実行する(D1)。 退避されたプロセスは、swapper2Bが管理し、主記憶装置1Aに十分な空 きエリアが確保された場合、補助記憶装置1Bから主記憶装置1Aへ読み込まれ実行 が再開される。Next, the operation will be described. A schematic procedure of the conventional swap process shown in FIGS. 3 and 4 will be described. When a user requests execution of a process (almost synonymous with task) (1) and the free area of main memory 1A is insufficient (A1), operating system 2 starts swapper2B (B1), The process of using the device 1A is retracted to the auxiliary storage device 1B (B2), the free area of the main storage device 1A is secured, and the process is executed (D1). The saved process is managed by swapper2B, and when a sufficient free area is secured in main memory 1A, it is read from auxiliary memory 1B to main memory 1A and execution is resumed.

【0004】[0004]

【考案が解決しようとする課題】[Problems to be solved by the device]

従来の仮想記憶処理は、以上のように構成されているので、メモリ不足時に補 助記憶装置へ、メモリの内容を退避しなければならず、補助記憶装置とのI/o を行なう必要がある。しかし、補助記憶装置のI/o速度は遅く、また退避する データが大きいなどの問題があった。 Since the conventional virtual memory processing is configured as described above, it is necessary to save the contents of the memory to the auxiliary storage device when the memory is insufficient, and it is necessary to perform I / o with the auxiliary storage device. .. However, there are problems that the I / o speed of the auxiliary storage device is slow and the data to be saved is large.

【0005】 この考案は上記のような課題を解決するためになされたものであり、メモリ不 足時に補助記憶装置に退避していたデータを圧縮することにより、メモリ上に空 きエリアを確保し、補助記憶装置へのデータの退避回数を削減できると共に、デ ータの圧縮が行なわれている為、補助記憶装置へのデータの転送サイズが少なく なり、高速なswap処理を実現できる計算機を得ることを目的とする。The present invention has been made to solve the above problems, and secures an empty area in the memory by compressing the data saved in the auxiliary storage device when the memory is insufficient. , The number of times data is saved to the auxiliary storage device can be reduced, and because the data is compressed, the transfer size of the data to the auxiliary storage device is reduced, and a computer capable of realizing high-speed swap processing is obtained. The purpose is to

【0006】[0006]

【課題を解決するための手段】[Means for Solving the Problems]

この考案に係る計算機装置は、メモリ不足時に、データを圧縮する手段と、圧 縮したデータを補助記憶装置にswapoutする手段を設けたものである。 The computer system according to the present invention is provided with a means for compressing data when the memory is insufficient and a means for swapping the compressed data to the auxiliary storage device.

【0007】[0007]

【作用】[Action]

この考案におけるswapは、メモリ不足時に、メモリ上のデータを圧縮する ことにより、メモリ上に空きエリアを作成しメモリ不足を解消する。 The swap according to the present invention compresses the data on the memory when the memory is insufficient, thereby creating an empty area on the memory and solving the memory shortage.

【0008】[0008]

【実施例】【Example】

実施例1. 以下、この考案の実施例1を図に基づいて説明する。 図1は、この考案の実施例を概略的に示すブロック図である。 図において、1は電子計算機本体を、2は計算機の資源を管理するオペレーテ ィングシステムを、3は、ユーザからの資源の確保を示す。 1Aは計算機の主記憶装置を、1Bは計算機の補助記憶装置を示す。 2Aは、オペレーティングシステム内の主記憶管理機構を、2Bは、主記憶が不足 した際起動される、主記憶のデータを補助記憶装置に退避を行なうタスク(通常 swapperと呼ばれる)を、2Cは、データの圧縮機能を示す。 図2は、図1内の計算機のオペレーティングシステム2内の処理(2A,2B,2C )の処理手順を示すフローチャートである。 Example 1. Embodiment 1 of the present invention will be described below with reference to the drawings. FIG. 1 is a block diagram schematically showing an embodiment of the present invention. In the figure, 1 is an electronic computer main body, 2 is an operating system for managing computer resources, and 3 is a resource reserve from a user. 1A indicates a main memory of the computer, and 1B indicates an auxiliary memory of the computer. 2A is the main memory management mechanism in the operating system, 2B is the task that is started when main memory is insufficient, and saves the main memory data to the auxiliary memory (usually called swapper), and 2C is Indicates the data compression function. FIG. 2 is a flowchart showing a processing procedure of processing (2A, 2B, 2C) in the operating system 2 of the computer in FIG.

【0009】 次ぎに動作について説明する。 以下、この考案の実施例1を図1,2に基づいて説明する。 プロセス(タスクとほぼ同義語)が、ユーザから実行要求(1) され、主記憶装 置1Aの空きエリアが不足(A1)すると、オペレーティングシステム2は、swap per2Bを起動(B1)する。 swapper2Bは、プロセスのデータで圧縮されていないものがあるかチェ ックする(C1)。 圧縮されていないプロセスがあれば、主記憶のプロセスイメージを圧縮機能2C を用いて圧縮する(C2)。 これにより、主記憶装置1Aに空きエリアを作成する。圧縮後、主記憶の空きエ リアのチェックを行なう為に、(A1)を再実行する。 ここで空きエリアがあれば、プログラムを主記憶に読み込み(A2)、プログラム を実行する(D1)。 空きエリアがなければ、再度swapper2Bを起動(B1)し、処理を繰り返す 。 swapper(2B)は、プロセスのデータで圧縮されていないものがなければ (C1)、優先順位の低いプロセスを補助記憶装置1Bに退避(B2)し主記憶装置1Aの空 きエリアを確保し、処理を実行する(D1)。 退避されたプロセスは、swapper(2B)が管理し、主記憶装置1Aに十分な 空きエリアが確保された場合、補助記憶装置1Bから主記憶装置1Aへ読み込まれ、 圧縮データ伸長後、実行が再開される。Next, the operation will be described. A first embodiment of the present invention will be described below with reference to FIGS. When a user requests execution (1) of a process (which is almost synonymous with task) and the free area of the main storage device 1A is insufficient (A1), the operating system 2 starts swapper2B (B1). swapper2B checks if there is any uncompressed process data (C1). If there is an uncompressed process, the process image in the main memory is compressed using the compression function 2C (C2). As a result, an empty area is created in the main storage device 1A. After compression, execute (A1) again to check the free area in the main memory. If there is a free area here, the program is read into the main memory (A2) and the program is executed (D1). If there is no free area, swapper2B is started again (B1) and the process is repeated. If there is no uncompressed process data (C1), swapper (2B) saves the low-priority process to auxiliary storage 1B (B2) and secures a free area in main storage 1A. Execute the process (D1). The saved process is managed by swapper (2B), and if a sufficient free area is secured in main memory 1A, it is read from auxiliary memory 1B to main memory 1A, and after decompressing compressed data, execution resumes. To be done.

【0010】[0010]

【考案の効果】[Effect of the device]

以上のようにこの考案によれば、swap処理にデータの圧縮を追加したので 、メモリ不足時の補助記憶装置へのI/oが減少し、メモリ不足時も安定した速 度で処理を実行できる。 また、メモリ、補助記憶装置を有効に利用するため、記憶容量を削減すること が可能であり、安価に作成できる。 As described above, according to the present invention, since the data compression is added to the swap process, the I / o to the auxiliary storage device is reduced when the memory is insufficient, and the process can be executed at a stable speed even when the memory is insufficient. .. Further, since the memory and the auxiliary storage device are effectively used, the storage capacity can be reduced and the cost can be reduced.

【図面の簡単な説明】[Brief description of drawings]

【図1】この考案の実施例1を示す、概略ブロック図で
ある。
FIG. 1 is a schematic block diagram showing a first embodiment of the present invention.

【図2】この考案の処理手順を示す、フローチャートで
ある。
FIG. 2 is a flowchart showing a processing procedure of the present invention.

【図3】従来の計算機による実施例を示す、概略ブロッ
ク図である。
FIG. 3 is a schematic block diagram showing an example of a conventional computer.

【図4】従来の計算機の処理手順を示すフローチャート
である。
FIG. 4 is a flowchart showing a processing procedure of a conventional computer.

【符号の説明】[Explanation of symbols]

1 計算機本体 2 OS 3 ユーザ要求 1 Computer main body 2 OS 3 User request

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 【請求項1】 メモリを確保するメモリ管理と、メモリ
不足時、メモリ内容をディスクに退避しメモリを確保す
るswapperと、メモリの内容を圧縮化機能を有す
るドライバを備えた計算機。
1. A computer provided with a memory management that secures a memory, a swapper that saves the memory contents to a disk and secures the memory when the memory is insufficient, and a driver that has a function of compressing the memory contents.
JP46892U 1992-01-10 1992-01-10 calculator Pending JPH0559537U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP46892U JPH0559537U (en) 1992-01-10 1992-01-10 calculator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP46892U JPH0559537U (en) 1992-01-10 1992-01-10 calculator

Publications (1)

Publication Number Publication Date
JPH0559537U true JPH0559537U (en) 1993-08-06

Family

ID=11474634

Family Applications (1)

Application Number Title Priority Date Filing Date
JP46892U Pending JPH0559537U (en) 1992-01-10 1992-01-10 calculator

Country Status (1)

Country Link
JP (1) JPH0559537U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9317209B2 (en) 2004-10-21 2016-04-19 Microsoft Technology Licensing, Llc Using external memory devices to improve system performance
US9361183B2 (en) 2008-09-19 2016-06-07 Microsoft Technology Licensing, Llc Aggregation of write traffic to a data store
US9529716B2 (en) 2005-12-16 2016-12-27 Microsoft Technology Licensing, Llc Optimizing write and wear performance for a memory

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04205634A (en) * 1990-11-30 1992-07-27 Matsushita Electric Ind Co Ltd Storage device control method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04205634A (en) * 1990-11-30 1992-07-27 Matsushita Electric Ind Co Ltd Storage device control method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9317209B2 (en) 2004-10-21 2016-04-19 Microsoft Technology Licensing, Llc Using external memory devices to improve system performance
US9529716B2 (en) 2005-12-16 2016-12-27 Microsoft Technology Licensing, Llc Optimizing write and wear performance for a memory
US11334484B2 (en) 2005-12-16 2022-05-17 Microsoft Technology Licensing, Llc Optimizing write and wear performance for a memory
US9361183B2 (en) 2008-09-19 2016-06-07 Microsoft Technology Licensing, Llc Aggregation of write traffic to a data store
US9448890B2 (en) 2008-09-19 2016-09-20 Microsoft Technology Licensing, Llc Aggregation of write traffic to a data store
US10509730B2 (en) 2008-09-19 2019-12-17 Microsoft Technology Licensing, Llc Aggregation of write traffic to a data store

Similar Documents

Publication Publication Date Title
US7620784B2 (en) High speed nonvolatile memory device using parallel writing among a plurality of interfaces
US5559978A (en) Method for increasing the efficiency of a virtual memory system by selective compression of RAM memory contents
JP2002140227A (en) Memory compression managing device
CN100511206C (en) Inter-processor communication system in parallel processing system by single processor operating system
JPH10105373A (en) Data buffering system
CN116561091A (en) A log storage method, device, equipment and readable storage medium
KR100493893B1 (en) System and method of shortening class loading process in java program
CN115129619A (en) A firmware switching method, device, device and medium
JPH0559537U (en) calculator
US20050144389A1 (en) Method, system, and apparatus for explicit control over a disk cache memory
CN115220936B (en) A method and device for zero-copying multi-type sensor data in a controller
JP3208160B2 (en) Memory management method in computer
JP3903678B2 (en) Computer system dump processing method
JPS603229B2 (en) Information processing method
JP2000057013A (en) Trace information sampling device and mechanically readable recording medium recording program
CN118672791B (en) Method and device for realizing memory merge management of dynamic refined operating system
CN119376952B (en) A heterogeneous acceleration system, method, computing device and storage medium
JPH05128078A (en) Parallel processor
JPH0394346A (en) buffer expansion device
CN116301610A (en) A data processing method and related equipment
JPH11249937A (en) Computer system
CN118779126A (en) Inter-process communication method, device, storage medium and electronic device
CN118502932A (en) Memory allocation system, memory allocation method, electronic device and storage medium
CN115454884A (en) Page recovery method and device, electronic equipment and storage medium
JPS62241050A (en) Memory management method for computer systems