[go: up one dir, main page]

JPH053861A - Electrocardiogram analyzing device - Google Patents

Electrocardiogram analyzing device

Info

Publication number
JPH053861A
JPH053861A JP3157338A JP15733891A JPH053861A JP H053861 A JPH053861 A JP H053861A JP 3157338 A JP3157338 A JP 3157338A JP 15733891 A JP15733891 A JP 15733891A JP H053861 A JPH053861 A JP H053861A
Authority
JP
Japan
Prior art keywords
converter
reference voltage
conversion
output
center
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3157338A
Other languages
Japanese (ja)
Inventor
Manabu Hosoya
学 細谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP3157338A priority Critical patent/JPH053861A/en
Publication of JPH053861A publication Critical patent/JPH053861A/en
Pending legal-status Critical Current

Links

Landscapes

  • Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)

Abstract

PURPOSE:To allow the use of an inexpensive A/D converter of a low resolving power (>=10 bits) by biasing an analog input signal with a D/A converter in such a manner that the A/D conversion of the previous time is the center of the reference voltage in the A/D converter. CONSTITUTION:The electrocardiogram signal detected from an electrode mounted to a person to be detected is amplified by a differential main amplifier section 1. The electrocardiogram signal outputted therefrom is subjected to A/D conversion by the A/D conversion section 3. The difference between the conversion data obtd. therefrom and the center of the reference voltage 8 in the A/D converter 3 is calculated in a computing section 4. The output of a differential amplifier 2 is biased by the D/A converter 6 to the center of the reference voltage 8 according to the digital data obtd. therefrom. On the other hand, the output of the computer 4 is delivered as the result of the analysis and is stored into a memory section 5. Only the difference from the data of the previous time is inputted to the A/ D converter 3 and the reference voltage 8 thereof is dropped.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は心電図解析装置に関し、
特にA/D変換器に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an electrocardiogram analyzer,
In particular, it relates to an A / D converter.

【0002】[0002]

【従来の技術】従来の心電図解析装置は、電極から検出
される心電図信号を入力して増幅する増幅器の出力がA
/D変換器へ直接入力されており、装置に要求される入
力ダイナミックレンジに応じてA/D変換器の分解能が
決められており、心電図解析装置としての仕様を満足さ
せるためのA/D変換器の性能としては、少なくとも1
2ビット以上の分解能を持ったA/D変換器を使用し、
1LSBあたり5μV(入力換算)程度の性能を実現し
ていた。
2. Description of the Related Art In a conventional electrocardiogram analyzer, an output of an amplifier for inputting and amplifying an electrocardiogram signal detected from electrodes is A.
A / D converter is directly input to the A / D converter, and the resolution of the A / D converter is determined according to the input dynamic range required for the device. A / D conversion for satisfying the specifications as an electrocardiogram analyzer The performance of the vessel is at least 1
Use an A / D converter with a resolution of 2 bits or more,
Performance of about 5 μV per 1 LSB (input conversion) was realized.

【0003】[0003]

【発明が解決しようとする課題】従来、心電図解析装置
のA/D変換器は、入力信号として基線変動の大きな信
号が入ってきた場合でも入力ダイナミックレンジが広く
取れるように、A/D変換器のリファレンス電圧を設定
しているが、入力ダイナミックレンジを広げるためA/
D変換器のリファレンス電圧を上げると逆に1LSB当
りで表現されるアナログ量が増加するため、現状の解析
装置で要求される仕様(入力換算で5μV)を満足する
ためには少なくとも分解能が12ビット以上のA/D変
換器を使用しなければならず、低価格な低分解能品(1
0ビット以下のA/D変換器)が使用できないという価
格面での問題点があった。
Conventionally, an A / D converter of an electrocardiogram analyzer is designed so that a wide input dynamic range can be obtained even when a signal having a large baseline fluctuation is input as an input signal. Although the reference voltage of is set, in order to widen the input dynamic range, A /
On the contrary, if the reference voltage of the D converter is increased, the analog amount expressed per LSB is increased. Therefore, at least the resolution of 12 bits is required to satisfy the specifications (5 μV in input conversion) required by the current analyzer. The above A / D converter must be used, and low cost low resolution products (1
There is a problem in terms of price that A / D converters of 0 bits or less cannot be used.

【0004】[0004]

【課題を解決するための手段】本発明の心電図解析装置
は、被検者に装着した電極から検出される心電図信号を
入力して増幅する差動アンプと,前記差動心電図信号を
A/D変換するためのA/D変換器と,前記A/D変換
器により得られる変換データとA/D変換のリファレン
ス電圧の中心との差分を計算するための演算部と、前記
演算部により得らえたデジタルデータを解析結果として
出力すると共に、前記出力により前記A/D変換器のリ
ファレンス電圧の中心に前記差動アンプの出力をバイア
スさせるD/A変換器とを備えて構成される。
An electrocardiogram analyzing apparatus of the present invention is a differential amplifier for inputting and amplifying an electrocardiographic signal detected from electrodes attached to a subject, and an A / D for the differential electrocardiographic signal. An A / D converter for conversion, an arithmetic unit for calculating the difference between the conversion data obtained by the A / D converter and the center of the reference voltage of the A / D conversion, and the arithmetic unit The obtained digital data is output as an analysis result, and a D / A converter for biasing the output of the differential amplifier to the center of the reference voltage of the A / D converter by the output is provided.

【0005】[0005]

【実施例】次に本発明について図面を参照して説明す
る。
The present invention will be described below with reference to the drawings.

【0006】図1は本発明の一実施例の構成を示すブロ
ック図である。被検者に装着した電極から検出される心
電図信号を増幅する差動メインアンプ1の出力はグラン
ド電位を中心にして正負に動いているが、バイアス回路
2によりA/D変換器3の入力電圧範囲に入るようにグ
ランド電位に対しバイアスされたA/D変換器3に入力
される。バイアス値の決定に際しては、通常のA/D変
換の開始前にスイッチ7をb側とし基準電圧OVがA/
D変換器3のVref/2となるようにD/A変換器6
の出力を調整する。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention. The output of the differential main amplifier 1 that amplifies the electrocardiogram signal detected from the electrodes attached to the subject moves positively and negatively around the ground potential, but the input voltage of the A / D converter 3 is changed by the bias circuit 2. It is input to the A / D converter 3 which is biased with respect to the ground potential so as to fall within the range. When determining the bias value, the switch 7 is set to the side b before the normal A / D conversion is started, and the reference voltage OV is A / D.
D / A converter 6 so that it becomes Vref / 2 of D converter 3
Adjust the output of.

【0007】次にスイッチ7をa側にし通常のA/D変
換処理を開始するが、このときのA/D変換値とVre
f/2の差分データを演算部4により計算し、このデー
タによりD/A変換器6の出力を制御すると共に解析結
果として出力する。従って前回データの変換値がA/D
変換器3のリファレンス電圧の常に中心となるようにD
/A変換器6の出力が制御され、前回のA/D変換値デ
ータとの差分のみがA/D変換器3によりA/D変換さ
れる。A/D変換器3によって変換されるデータは前回
データとの差分データであるため、演算部4とメモリ5
により前回データと差分データとの加算を行い実際のア
ナログ入力に対するデジタルデータを求めるようにした
ものである。
Next, the switch 7 is turned to the a side to start the normal A / D conversion processing. At this time, the A / D conversion value and Vre
The difference data of f / 2 is calculated by the calculation unit 4, and the output of the D / A converter 6 is controlled by this data and is output as the analysis result. Therefore, the converted value of the previous data is A / D
D so that the reference voltage of the converter 3 is always in the center
The output of the / A converter 6 is controlled, and only the difference from the previous A / D converted value data is A / D converted by the A / D converter 3. Since the data converted by the A / D converter 3 is the difference data from the previous data, the calculation unit 4 and the memory 5
In this way, the previous data and the difference data are added to obtain the digital data for the actual analog input.

【0008】[0008]

【発明の効果】以上説明したように本発明は、前回のA
/D変換データがA/D変換器のリファレンス電圧の中
心となるようにD/A変換器によりアナログ入力信号を
バイアスさせることにより、前回データとの差分のみが
A/D変換器に入力されるため、A/D変換器のリファ
レンス電圧を下げることとメインアンプ部の増幅度を上
げることが容易になる。従ってA/D変換器の分解能が
8ビット程度でもA/D変換器1LSB当り5μVの仕
様は満足できる。つまり通常のA/Dの方式で12ビッ
トA/D変換器を使用する場合は前段のアンプ部のゲイ
ンは基線変動を考慮すると250倍程度が最大である
が、本方式を採用すると前段のアンプゲインを上げリフ
ァレンス電圧を下げることが可能となるから、アンプゲ
インを500倍,リファレンス電圧を2.5Vとすれば
安価な10ビットA/D変換器を使用しても1LSB当
り4.8μVが実現できるという効果を有する。
As described above, the present invention is based on the previous A
By biasing the analog input signal by the D / A converter so that the / D conversion data becomes the center of the reference voltage of the A / D converter, only the difference from the previous data is input to the A / D converter. Therefore, it becomes easy to lower the reference voltage of the A / D converter and increase the amplification degree of the main amplifier section. Therefore, even if the resolution of the A / D converter is about 8 bits, the specification of 5 μV per 1 LSB of the A / D converter can be satisfied. In other words, when a 12-bit A / D converter is used in the normal A / D system, the maximum gain of the pre-stage amplifier section is about 250 times considering the baseline fluctuation. Since it is possible to raise the gain and lower the reference voltage, if the amplifier gain is set to 500 times and the reference voltage is set to 2.5V, 4.8 μV can be achieved per LSB even if an inexpensive 10-bit A / D converter is used. It has the effect of being able to.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例構成を示すブロック図であ
る。
FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 差動・メインアンプ部 2 バイアス回路 3 A/D変換器 4 演算部 5 メモリ部 6 D/A変換器 7 スイッチ 8 リファレンス電圧(Vref) 9 バイアス電圧 1 differential / main amplifier section 2 bias circuit 3 A / D converter 4 arithmetic section 5 memory section 6 D / A converter 7 switch 8 reference voltage (Vref) 9 bias voltage

Claims (1)

【特許請求の範囲】 【請求項1】 被検者に装着した電極から検出される心
電図信号を入力して増幅する差動アンプと、前記差動ア
ンプより出力される心電図信号をA/D変換するための
A/D変換器と,前記A/D変換器により得られる変換
データとA/D変換のリファレンス電圧の中心との差分
を計算するための演算部と、前記演算部により得らえた
デジタルデータを解析結果として出力すると共に、前記
出力により前記A/D変換器のリファレンス電圧の中心
に前記差動アンプの出力をバイアスさせるD/A変換器
とを備えて成ることを特徴とする心電図解析装置。
Claim: What is claimed is: 1. A differential amplifier for inputting and amplifying an electrocardiogram signal detected from electrodes attached to a subject, and an electrocardiogram signal output from the differential amplifier. And an arithmetic unit for calculating the difference between the conversion data obtained by the A / D converter and the center of the reference voltage for A / D conversion. An electrocardiogram comprising: a D / A converter that outputs digital data as an analysis result and biases the output of the differential amplifier to the center of the reference voltage of the A / D converter by the output. Analyzer.
JP3157338A 1991-06-28 1991-06-28 Electrocardiogram analyzing device Pending JPH053861A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3157338A JPH053861A (en) 1991-06-28 1991-06-28 Electrocardiogram analyzing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3157338A JPH053861A (en) 1991-06-28 1991-06-28 Electrocardiogram analyzing device

Publications (1)

Publication Number Publication Date
JPH053861A true JPH053861A (en) 1993-01-14

Family

ID=15647508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3157338A Pending JPH053861A (en) 1991-06-28 1991-06-28 Electrocardiogram analyzing device

Country Status (1)

Country Link
JP (1) JPH053861A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5615687A (en) * 1995-12-06 1997-04-01 Hewlett-Packard Company Heart monitoring system and method with reduced signal acquisition range
JP2022025027A (en) * 2020-07-14 2022-02-09 バイオセンス・ウエブスター・(イスラエル)・リミテッド Visualization and recordation system interface with virtual ground for biomedical systems and methods

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5615687A (en) * 1995-12-06 1997-04-01 Hewlett-Packard Company Heart monitoring system and method with reduced signal acquisition range
JP2022025027A (en) * 2020-07-14 2022-02-09 バイオセンス・ウエブスター・(イスラエル)・リミテッド Visualization and recordation system interface with virtual ground for biomedical systems and methods

Similar Documents

Publication Publication Date Title
JP2814362B2 (en) High precision voltage measuring device
JPH05115450A (en) Auto drift cancel circuit of electrocardiogram analyzing system
US20070139385A1 (en) Signal processing system
JPH053861A (en) Electrocardiogram analyzing device
US7692631B2 (en) Signal processing system for a pointing input device
JPH0690914A (en) Electrocardiogram analyzing device
KR100243309B1 (en) External signal input device with noise canceling function
US20250370567A1 (en) Touch signal detection apparatus for calibrating quantization error of touch signal
JPH0688839A (en) Power supply current measuring device
JPH0335289Y2 (en)
JPS55112560A (en) Ion concentration automatic measuring unit
JPS5860821A (en) Digital-analog conversion output device
SU830420A1 (en) Logarithmic sonverter
Cohen et al. Self-balancing system for medical and physiological instrumentation
JPH0556942A (en) Direct-coupled electrocardiograph
JPH06265341A (en) Digital controlling method for scanning probe microscope
JPH03110401A (en) Strain measuring instrument
CN115051706A (en) Circuit for eliminating external sensor imbalance and analog front end PGA internal circuit imbalance
Fackrell et al. An interface to input analog signals to a remotely located computer
JPH0375702U (en)
KR900007930B1 (en) Conversion accuracy improvement circuit for analog / digital and digital / analog conversion systems
SU966749A1 (en) Analogue storage device
JPS63135818A (en) Multipoint input recorder
SU623210A1 (en) Logarithmic analogue-digital functional converter
JPH06303019A (en) Drift correction method in antenna tracking device

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 19991214