JPH05232165A - Method for measuring in-plane distribution of resistivity of semiconductor wafer - Google Patents
Method for measuring in-plane distribution of resistivity of semiconductor waferInfo
- Publication number
- JPH05232165A JPH05232165A JP6957592A JP6957592A JPH05232165A JP H05232165 A JPH05232165 A JP H05232165A JP 6957592 A JP6957592 A JP 6957592A JP 6957592 A JP6957592 A JP 6957592A JP H05232165 A JPH05232165 A JP H05232165A
- Authority
- JP
- Japan
- Prior art keywords
- electrodes
- strip
- electrode
- wafer
- semiconductor wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 15
- 239000004065 semiconductor Substances 0.000 title claims abstract description 13
- 238000005259 measurement Methods 0.000 abstract description 12
- 239000000523 sample Substances 0.000 description 18
- 239000000758 substrate Substances 0.000 description 16
- 238000012937 correction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
Landscapes
- Measurement Of Resistance Or Impedance (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
(57)【要約】
【目的】 より高い分解能で、半導体ウェハの比抵抗分
布を求めうる測定方法を提供する。
【構成】 半導体ウェハの一面に、複数の帯状電極をほ
ぼ平行に形成し、他面には、ほぼ平行に配置された複数
の帯状電極を、前記ウェハ一面に配置した帯状電極とほ
ぼ直交するよう形成する。これら帯状電極から、ウェハ
各面について一つずつ選択された電極間にのみ電圧を印
加し、流れた電流を測定することより両帯状電極の交差
する部分ごとに比抵抗を求める。この測定を順次各電極
の交差部について行い、ウェハ全面の比抵抗分布を求め
る。(57) [Summary] [Object] To provide a measuring method capable of obtaining a specific resistance distribution of a semiconductor wafer with higher resolution. [Structure] A plurality of strip-shaped electrodes are formed substantially parallel to one surface of a semiconductor wafer, and a plurality of strip-shaped electrodes arranged substantially parallel to each other are arranged on the other surface so as to be substantially orthogonal to the strip-shaped electrodes arranged on the one surface of the wafer. Form. From these strip-shaped electrodes, a voltage is applied only between electrodes selected one by one on each surface of the wafer, and the flowing current is measured to obtain the specific resistance at each intersection of both strip-shaped electrodes. This measurement is sequentially performed at the intersections of the electrodes to obtain the specific resistance distribution on the entire surface of the wafer.
Description
【0001】[0001]
【産業上の利用分野】本発明は半導体ウェハの比抵抗の
面内分布測定方法に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for measuring in-plane distribution of resistivity of a semiconductor wafer.
【0002】[0002]
【従来の技術】半導体チップの微細化に伴い、半導体ウ
エハのミクロな面内均一性は益々重要になりつつある。
従来から行われている半導体ウエハにおける比抵抗の微
小分布測定方法を図4に基づいて説明する。これは表面
に多数の円形電極パターン(全面電極に環状の打ち抜き
を施したようなパターン)を形成し、裏面には全面電極
5を設けた基板6を、オートプローバーにセットしてプ
ローブを電極に接触させて行なう。2. Description of the Related Art With the miniaturization of semiconductor chips, microscopic in-plane uniformity of a semiconductor wafer is becoming more and more important.
A conventional method for measuring a minute distribution of specific resistance in a semiconductor wafer will be described with reference to FIG. In this, a large number of circular electrode patterns (patterns in which circular electrodes are punched on the entire surface electrode) are formed on the front surface, and the substrate 6 provided with the entire surface electrode 5 on the rear surface is set on an autoprober and the probe is used as an electrode. Make contact.
【0003】即ち、測定を行う特定の円形電極4と、裏
面の電極間にバイアス電圧Vを印加し、流れる電流を計
り、順次他の円形電極についても同様に測定を行って、
ウエハ全面の比抵抗分布を求めるのである。この際、測
定を行う円形電極以外の円形電極は開放し、他の電極は
接地する。流れた電流をI、円形電極の面積をS、ウェ
ハの厚さをtとすれば、比抵抗はρ=VS/It(Ω・
cm)の式より求められる(実際はSに補正を加える
が、この点は後に詳述する)。That is, a bias voltage V is applied between a specific circular electrode 4 to be measured and the electrode on the back surface, the flowing current is measured, and the other circular electrodes are also measured in the same manner.
The specific resistance distribution on the entire surface of the wafer is obtained. At this time, circular electrodes other than the circular electrode for measurement are opened, and the other electrodes are grounded. Assuming that the flowing current is I, the area of the circular electrode is S, and the thickness of the wafer is t, the specific resistance is ρ = VS / It (Ω ·
cm) is obtained (actually, S is corrected, but this point will be described in detail later).
【0004】[0004]
【発明が解決しようとする課題】しかし、この方法はプ
ローブを円形電極に接触させる必要上、円形電極の大き
さや電極間の間隔がプローブ先端の最小サイズ(プロー
ブ先端径の最小サイズは40μm程度)に依存し、十分
な分解能の比抵抗微小分布測定が行えない場合があっ
た。従って本発明の目的は、より高い分解能で、比抵抗
の微小分布を求めうる測定方法を提供することにある。However, in this method, the size of the circular electrodes and the distance between the electrodes are the minimum size of the probe tip (the minimum size of the probe tip diameter is about 40 μm) because the probe needs to contact the circular electrodes. In some cases, it was not possible to measure the resistivity microdistribution with sufficient resolution. Therefore, an object of the present invention is to provide a measuring method capable of obtaining a minute distribution of specific resistance with higher resolution.
【0005】[0005]
【課題を解決するための手段】本発明測定方法の特徴
は、半導体ウェハの一面に、複数の帯状電極をほぼ平行
に形成し、他面には、ほぼ平行に配置された複数の帯状
電極を、前記ウェハ一面に配置した帯状電極とほぼ直交
するよう形成して、これら帯状電極から、ウェハ各面に
ついて一つずつ選択された電極間にのみ電圧を印加し、
流れた電流を測定することより比抵抗を求めることにあ
る。A feature of the measuring method of the present invention is that a plurality of strip electrodes are formed substantially parallel to one surface of a semiconductor wafer and a plurality of strip electrodes arranged substantially parallel to each other are formed on the other surface of the semiconductor wafer. , Is formed so as to be substantially orthogonal to the strip electrodes arranged on the one surface of the wafer, and a voltage is applied only between the electrodes selected one by one from each of the strip electrodes on each surface of the wafer,
The purpose is to determine the specific resistance by measuring the flowing current.
【0006】又、測定に用いるウェハは、一面に複数の
帯状電極をほぼ平行に形成し、他面にはほぼ平行に配置
された複数の帯状電極を、前記一面に配置した帯状電極
とほぼ直交するよう形成したことを特徴とする。Further, the wafer used for the measurement has a plurality of strip-shaped electrodes formed on one surface substantially in parallel, and a plurality of strip-shaped electrodes arranged substantially in parallel on the other surface, substantially orthogonal to the strip-shaped electrodes arranged on the one surface. It is characterized in that it is formed to.
【0007】以下、本発明の一具体例について図1乃至
図3を用いて説明する。図1(A)は本発明測定方法の
説明図で、基板表面には複数の帯状の電極がほぼ平行に
配置されている。一方、基板裏面も同様に帯状の電極が
ほぼ平行に配置されているが、その向きは表面の帯状電
極とほぼ直交するように形成されている。A specific example of the present invention will be described below with reference to FIGS. FIG. 1A is an explanatory view of the measuring method of the present invention, in which a plurality of strip-shaped electrodes are arranged substantially parallel to each other on the surface of the substrate. On the other hand, strip-shaped electrodes are also arranged substantially parallel to each other on the back surface of the substrate, but the direction thereof is formed to be substantially orthogonal to the strip-shaped electrodes on the front surface.
【0008】この電極を部分拡大して示した平面透視図
が(B)で、実線で示したものが基板表面の電極、破線
で示したものが基板裏面の電極である。このように、表
面と裏面の電極1は透視図としてみた場合、格子状に形
成されている。そして、各帯状電極1の一端には、ほぼ
矩形のプローブ接触用パッド2が電極と一体に設けられ
ている。隣接する電極のパッド同士が重ならないように
するには、例えば本例のように、パッド2を設ける位置
を交互に変えればよい。A partially transparent plan perspective view of this electrode is shown in FIG. 2B. The solid line shows the electrode on the front surface of the substrate, and the broken line shows the electrode on the back surface of the substrate. Thus, the electrodes 1 on the front surface and the back surface are formed in a grid shape when seen in a perspective view. A substantially rectangular probe contact pad 2 is provided integrally with the electrode at one end of each strip electrode 1. In order to prevent the pads of the adjacent electrodes from overlapping with each other, the positions where the pads 2 are provided may be alternately changed as in this example.
【0009】このような、基板表、裏の各電極間には
(A)に示すように電圧を印加することができ、流れた
電流を電流計で測定するとができる。次に、実際の測定
を図2を用いて説明する。同図は先に説明した電極を形
成した基板の透視図である。まず、基板各面から一つず
つ帯状電極を選択する。例えば、表面側電極として
A1、裏面側電極としてB1 を選択し、各パッドにプロ
ーブu、oを接触して、両電極間に電圧を印加する。す
ると、透視図としてみた場合、電極A1 と電極B1 が交
差する箇所で、基板内の垂直な電界によりB1 からA1
に電流が流れる。この電流をプローブoに接続された電
流計で測定し、交差した電極部分の面積をSとすれば、
前記の式により比抵抗を求めることができる。A voltage can be applied between the front and back electrodes of the substrate as shown in (A), and the flowing current can be measured with an ammeter. Next, actual measurement will be described with reference to FIG. This figure is a perspective view of the substrate on which the electrodes described above are formed. First, one strip electrode is selected from each surface of the substrate. For example, A 1 is selected as the front surface side electrode and B 1 is selected as the back surface side electrode, probes u and o are brought into contact with each pad, and a voltage is applied between both electrodes. Then, when viewed as a perspective view, at a position where the electrode A 1 and the electrode B 1 intersect, a vertical electric field in the substrate B 1 to A 1
Current flows through. If this current is measured with an ammeter connected to the probe o and the area of the intersecting electrode portions is S,
The specific resistance can be obtained from the above equation.
【0010】さらに、プローブuをB1 に固定したま
ま、プローブoをA2 、A3 ・・と順次移動させて同様
に測定を行うことでB1 沿いの比抵抗分布を求めること
ができる。そして、B1 に沿った測定が終われば今度は
プローブuをB2 に移動し、同様な測定を繰り返すこと
で基板全面の比抵抗分布を測定することができる。Further, with the probe u fixed to B 1 , the probe o is sequentially moved to A 2 , A 3 ... And the same measurement is performed to obtain the specific resistance distribution along B 1 . Then, when the measurement along B 1 is completed, the probe u is moved to B 2 this time, and the similar measurement is repeated, whereby the specific resistance distribution on the entire surface of the substrate can be measured.
【0011】尚、交差した電極部分の面積Sについて
は、いわゆる形状効果を考慮した補正を行う。仮に、基
板両面に全面電極が形成されていた場合、図3(A)に
示すように、電流密度は等方的である。しかし、本発明
に用いる電極の場合、同図(B)に示すように各電極の
間隔部分で電流密度は等方的とはならず、形状効果を示
す。そこで、帯状電極の幅をlとした場合、電極の交差
部分の面積は一辺lの正方形であることからl2 となる
が、実際の電流は電極幅lより少し広がりを持つため、
同図(C)に示すようにS=(l+u)2 と補正すれば
よい。従って、電圧をV、電流をI、基板の厚さをtと
すれば、 比抵抗ρ=V・(l+u)2 /It として求めることができる。この補正方法は、従来から
の円形電極を用いた場合でも使われている計算方法であ
る。The area S of the intersecting electrode portions is corrected in consideration of so-called shape effect. If full-scale electrodes are formed on both surfaces of the substrate, the current density is isotropic as shown in FIG. However, in the case of the electrode used in the present invention, the current density is not isotropic in the interval between the electrodes as shown in FIG. Therefore, when the width of the strip electrode is l, the area of the intersection of the electrodes is l 2 because it is a square with one side l, but the actual current is slightly wider than the electrode width l.
It may be corrected to S = (l + u) 2 as shown in FIG. Therefore, if the voltage is V, the current is I, and the thickness of the substrate is t, the specific resistance ρ = V · (l + u) 2 / It can be obtained. This correction method is a calculation method used even when a conventional circular electrode is used.
【0012】[0012]
【作用】このように、帯状の電極を基板裏表で交差する
ように配置し、各交差部分に流れる電流を測定すること
で、比抵抗分布の分解能が従来のようにプローブ先端径
等に依存することがなく、よりきめ細かい比抵抗分布を
測定することができる。As described above, the strip electrodes are arranged so as to intersect on the front and back of the substrate, and the current flowing at each intersection is measured, so that the resolution of the resistivity distribution depends on the probe tip diameter and the like as in the conventional case. It is possible to measure a finer specific resistance distribution.
【0013】[0013]
【実施例】以下、図2に示したような電極を基板に形成
し、実際に比抵抗分布の測定を行ってみた。電極の構成
は、帯状電極の幅は15μm、隣接する電極との間隔も
15μm、プローブ用パッドは一辺30μmの矩形状の
ものである。まず、プローブuを電極A1 に、プローブ
oを電極B2 に接触させ、プローブuにバイアスを10
V印加し流れる電流を測定した。そして、先に説明した
ように順次プローブoをA2〜A1500まで移動させ
て同様の測定を行い、B1 に沿った比抵抗分布を測定し
た。さらに、A1500まで終了したら、プローブuを
B2 に移動させ、以下同様の測定を繰り返して電流の測
定を行った。その結果、ウェハ全面の比抵抗分布が30
μm間隔で測定できることが確認された。EXAMPLE An electrode as shown in FIG. 2 was formed on a substrate and the specific resistance distribution was actually measured. The electrodes are configured such that the width of the strip-shaped electrode is 15 μm, the distance between adjacent electrodes is 15 μm, and the probe pad is rectangular with a side of 30 μm. First, the probe u is brought into contact with the electrode A 1 and the probe o is brought into contact with the electrode B 2 , and a bias of 10 is applied to the probe u.
V was applied and the current was measured. Then, as described above, the probe o was sequentially moved from A2 to A1500 and the same measurement was performed to measure the specific resistance distribution along B 1 . Furthermore, when finished to A1500, moving the probe u in B 2, was measured current by repeating the same measurement below. As a result, the resistivity distribution on the entire surface of the wafer is 30.
It was confirmed that measurement can be performed at μm intervals.
【0013】[0013]
【発明の効果】以上説明したように、本発明方法によれ
ば、従来測定不可能だった分解能にて比抵抗分布の測定
を行うことができる。又、本発明ウェハはこの発明方法
を有効に実施することができる。従って、比抵抗の高い
面内均一性が要求される半導体ウェハの評価や検査に利
用すれば効果的である。As described above, according to the method of the present invention, the resistivity distribution can be measured with a resolution that cannot be measured conventionally. Further, the wafer of the present invention can effectively carry out the method of the present invention. Therefore, it is effective when used for evaluation and inspection of a semiconductor wafer that requires high in-plane uniformity of resistivity.
【図1】本発明方法の説明図で、(A)は測定システム
の構成図、(B)は電極の平面透視図である。FIG. 1 is an explanatory view of a method of the present invention, (A) is a configuration diagram of a measurement system, and (B) is a plan perspective view of electrodes.
【図2】本発明方法に用いる電極の配置説明図である。FIG. 2 is an explanatory view of the arrangement of electrodes used in the method of the present invention.
【図3】形状効果に関する説明図で、(A)は基板両面
に全面電極が設けられた場合、(B)は本発明方法に用
いる電極の場合、(C)は形状効果を考慮した電極交差
部面積の補正方法を示す説明図である。3A and 3B are explanatory views regarding a shape effect, where FIG. 3A is a case where full-face electrodes are provided on both surfaces of a substrate, FIG. 3B is an electrode used in the method of the present invention, and FIG. It is explanatory drawing which shows the correction method of a partial area.
【図4】従来の比抵抗分布測定の説明図である。FIG. 4 is an explanatory diagram of conventional resistivity distribution measurement.
1 帯状電極 2 プローブ接触用パッド 3、6 基板 4 円形電極 5 全面電極 1 band electrode 2 probe contact pad 3, 6 substrate 4 circular electrode 5 full surface electrode
Claims (2)
をほぼ平行に形成し、他面には、ほぼ平行に配置された
複数の帯状電極を、前記ウェハ一面に配置した帯状電極
とほぼ直交するよう形成して、これら帯状電極から、ウ
ェハ各面について一つずつ選択された電極間にのみ電圧
を印加し、流れた電流を測定することより比抵抗を求め
ることを特徴とする半導体ウェハの比抵抗の面内分布測
定方法。1. A semiconductor wafer having a plurality of strip electrodes formed substantially parallel to one surface thereof, and having a plurality of strip electrodes arranged substantially parallel to each other on the other surface thereof and being substantially orthogonal to the strip electrodes arranged on the entire surface of the wafer. Of the semiconductor wafer, the voltage is applied only between the electrodes selected one by one on each surface of the wafer from these strip electrodes, and the specific resistance is obtained by measuring the flowing current. Method for measuring in-plane distribution of resistivity.
し、他面にはほぼ平行に配置された複数の帯状電極を、
前記一面に配置した帯状電極とほぼ直交するよう形成し
たことを特徴とする比抵抗面内分布測定用半導体ウェ
ハ。2. A plurality of strip-shaped electrodes formed on one surface substantially parallel to each other, and a plurality of strip-shaped electrodes arranged substantially parallel on the other surface,
A semiconductor wafer for measuring in-plane distribution of resistivity, which is formed so as to be substantially orthogonal to the strip electrodes arranged on the one surface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6957592A JPH05232165A (en) | 1992-02-18 | 1992-02-18 | Method for measuring in-plane distribution of resistivity of semiconductor wafer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6957592A JPH05232165A (en) | 1992-02-18 | 1992-02-18 | Method for measuring in-plane distribution of resistivity of semiconductor wafer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH05232165A true JPH05232165A (en) | 1993-09-07 |
Family
ID=13406732
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6957592A Pending JPH05232165A (en) | 1992-02-18 | 1992-02-18 | Method for measuring in-plane distribution of resistivity of semiconductor wafer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH05232165A (en) |
-
1992
- 1992-02-18 JP JP6957592A patent/JPH05232165A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6943571B2 (en) | Reduction of positional errors in a four point probe resistance measurement | |
| US8004278B2 (en) | Techniques for electrically characterizing tunnel junction film stacks with little or no processing | |
| JP3636600B2 (en) | Line width measurement pattern of semiconductor element wiring and line width measurement method using the same | |
| JPS61107153A (en) | Measuring device | |
| JPH05232165A (en) | Method for measuring in-plane distribution of resistivity of semiconductor wafer | |
| JPH01150862A (en) | Probe card | |
| KR100546354B1 (en) | Semiconductor device to easily find the desired analysis location | |
| JPS61186846A (en) | Conductive dust sensor | |
| JPH01147374A (en) | Microprober | |
| JPS6292334A (en) | Quality inspection pattern of substrate wafer made of semiconductor material | |
| JP4586646B2 (en) | Contact resistance evaluation method and contact resistance evaluation structure | |
| JPH0799388B2 (en) | Magnetic image detector | |
| JPS62109334A (en) | Wafer probing equipment | |
| JPS584314B2 (en) | Electron beam measuring device | |
| CN105870035A (en) | Chamfer detection method | |
| JPS61147544A (en) | Electric property measuring stage | |
| JPH0528769Y2 (en) | ||
| JPS61154044A (en) | Probe card of prober | |
| JP2826400B2 (en) | Inspection method for semiconductor device | |
| JPH0563055A (en) | Semiconductor device | |
| JPS59208739A (en) | Integrated circuit and measuring method therefor | |
| JPH06120307A (en) | Semiconductor device | |
| JPS60217642A (en) | Method for detection of fine pattern | |
| JPH07118551B2 (en) | Two-dimensional optical position detector | |
| JPH04296037A (en) | Semiconductor manufacturing device |