JPH04107857U - semiconductor equipment - Google Patents
semiconductor equipmentInfo
- Publication number
- JPH04107857U JPH04107857U JP1991011278U JP1127891U JPH04107857U JP H04107857 U JPH04107857 U JP H04107857U JP 1991011278 U JP1991011278 U JP 1991011278U JP 1127891 U JP1127891 U JP 1127891U JP H04107857 U JPH04107857 U JP H04107857U
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- driving power
- supplying
- wiring
- bonding pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H10W72/90—
-
- H10W70/60—
-
- H10W72/5445—
-
- H10W72/932—
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
(57)【要約】
【構成】出力バッファ1a〜1dのそれぞれごとに少な
くとも1個の駆動電源の供給用または接地用のボンディ
ングパッド2a〜2dを備える。
【効果】ペレット内部の駆動電源あるいは接地電位の供
給用の配線長を最小限にできるので、抵抗やインダクタ
ンス成分等の寄生効果が大幅に低減でき電気的特性の劣
化を低減できる。
(57) [Summary] [Structure] Each of the output buffers 1a to 1d is provided with at least one bonding pad 2a to 2d for supplying driving power or for grounding. [Effect] Since the length of wiring for supplying the driving power source or ground potential inside the pellet can be minimized, parasitic effects such as resistance and inductance components can be significantly reduced, and deterioration of electrical characteristics can be reduced.
Description
【0001】0001
本考案は半導体装置に関し、特に外部駆動用の出力回路である出力バッファを 備える半導体装置に関する。 This invention relates to semiconductor devices, and in particular to output buffers, which are output circuits for external drive. The present invention relates to a semiconductor device.
【0002】0002
従来のこの種の半導体装置は、図2に示すように、リードフレームのアイラン ド部7上に搭載した半導体のペレット6の内部に形成された出力バッファ1a〜 1dが配置され、外部からの駆動用の電源あるいは接地電位は、端子4およびボ ンディングワイヤ5を介してボンデイングパッド2に接続されたアルミニューム 膜等の金属の配線8により個々の出力バッファ1a〜1dに供給されていた。 A conventional semiconductor device of this type has an island of a lead frame, as shown in FIG. Output buffers 1a to 1 formed inside the semiconductor pellet 6 mounted on the board portion 7 1d is arranged, and the external driving power supply or ground potential is connected to terminal 4 and the Aluminum connected to bonding pad 2 via bonding wire 5 The signal was supplied to the individual output buffers 1a to 1d through metal wiring 8 such as a film.
【0003】0003
上述した従来の半導体装置は、ペレットサイズやペレットレイアウトの構成上 の制約のため、出力バッファ用の電源および接地回路の配線に抵抗やインダクタ ンス成分等の寄生効果が発生し、パルス立上り下り時間等の電気的特性劣化の原 因となるという問題点を有している。 The conventional semiconductor device described above is Due to the limitations of Parasitic effects such as pulse components may occur, causing deterioration of electrical characteristics such as pulse rise and fall times. This has the problem of being a cause.
【0004】 本考案の目的は、以上の問題点を解消し、電気的特性の劣化を低減した半導体 装置を提供することにある。0004 The purpose of this invention is to solve the above problems and to reduce the deterioration of electrical characteristics of semiconductors. The goal is to provide equipment.
【0005】[0005]
本考案の半導体装置は、外部駆動用の出力回路である出力バッファのそれぞれ ごとに少なくとも1個の駆動電源の供給用または接地用のボンディングパッドを 備えて構成されている。 The semiconductor device of the present invention has each output buffer, which is an output circuit for external drive. At least one bonding pad for supplying drive power or grounding for each Configured with the necessary features.
【0006】[0006]
次に、本考案の実施例について図面を参照して説明する。 Next, embodiments of the present invention will be described with reference to the drawings.
【0007】 図1は本考案の半導体装置の一実施例を示す部分平面図である。[0007] FIG. 1 is a partial plan view showing an embodiment of the semiconductor device of the present invention.
【0008】 本実施例の半導体装置は、図1に示すように、リードフレームのアイランド部 7上に搭載した半導体のペレット6の内部に形成された出力バッファ1a〜1d が配置され、それぞれの出力バッファ1a〜1dに対応したボンデイングパッド 2a〜2dを備える。外部からの駆動用の電源あるいは接地電位は、端子4a〜 4dおよびボンディングワイヤ5a〜5dを介してそれぞれ対応するボンデイン グパッド2a〜2dに接続され、それぞれ対応する配線3a〜3dにより個々の 出力バッファ1a〜1dに供給される。[0008] As shown in FIG. 1, the semiconductor device of this example has an island portion of a lead frame. Output buffers 1a to 1d formed inside the semiconductor pellet 6 mounted on the semiconductor pellet 7 are arranged, and bonding pads corresponding to the respective output buffers 1a to 1d are arranged. 2a to 2d. The external driving power supply or ground potential is connected to terminals 4a to 4a. 4d and the corresponding bonding wires 5a to 5d, respectively. are connected to the ground pads 2a to 2d, and the individual It is supplied to output buffers 1a to 1d.
【0009】 したがって、配線3の長さは最小限にできるので、前述の従来の例のような内 部の配線による駆動電源あるいは接地電位の供給に比較し、抵抗やインダクタン ス成分等の寄生効果が大幅に低減できる。[0009] Therefore, since the length of the wiring 3 can be minimized, it is possible to minimize the length of the wiring 3. Compared to supplying drive power or ground potential through internal wiring, resistance and inductance are required. Parasitic effects such as gas components can be significantly reduced.
【0010】0010
以上説明したように、本考案の半導体装置は、出力バッファのそれぞれごとに 少なくとも1個の駆動電源の供給用または接地用のボンディングパッドを備える ことにより、ペレット内部の駆動電源あるいは接地電位の供給用の配線長を最小 限にできるので、抵抗やインダクタンス成分等の寄生効果が大幅に低減でき電気 的特性の劣化を低減できるという効果を有している。 As explained above, the semiconductor device of the present invention has a Equipped with at least one bonding pad for power supply or grounding This minimizes the length of the wiring for supplying the drive power or ground potential inside the pellet. As a result, parasitic effects such as resistance and inductance components can be significantly reduced. This has the effect of reducing deterioration of physical characteristics.
【図1】本考案の半導体装置の一実施例を示す部分平面
図である。FIG. 1 is a partial plan view showing an embodiment of a semiconductor device of the present invention.
【図2】従来の半導体装置の一例を示す部分平面図であ
る。FIG. 2 is a partial plan view showing an example of a conventional semiconductor device.
1 出力バッファ 2 ボンディングパッド 3,8 配線 4 端子 5 ボンディングワイヤ 6 ペレット 7 アイランド部 1 Output buffer 2 Bonding pad 3,8 Wiring 4 terminal 5 Bonding wire 6 pellets 7 Island part
Claims (1)
ァのそれぞれごとに少なくとも1個の駆動電源の供給用
または接地用のボンディングパッドを備えることを特徴
とする半導体装置。1. A semiconductor device comprising at least one bonding pad for supplying driving power or grounding for each output buffer that is an output circuit for external driving.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1991011278U JPH04107857U (en) | 1991-03-05 | 1991-03-05 | semiconductor equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1991011278U JPH04107857U (en) | 1991-03-05 | 1991-03-05 | semiconductor equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH04107857U true JPH04107857U (en) | 1992-09-17 |
Family
ID=31900658
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1991011278U Pending JPH04107857U (en) | 1991-03-05 | 1991-03-05 | semiconductor equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH04107857U (en) |
-
1991
- 1991-03-05 JP JP1991011278U patent/JPH04107857U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7098527B2 (en) | Integrated circuit package electrical enhancement with improved lead frame design | |
| JPH05160290A (en) | Circuit module | |
| KR960000799B1 (en) | 3-phase bridge conversion circuit module | |
| US7385278B2 (en) | Strobe light control circuit and IGBT device | |
| US10892210B2 (en) | Package structures | |
| EP1309003A3 (en) | Wiring arrangement for surface mounted device | |
| JP2001320009A (en) | Semiconductor device | |
| JPS63187639A (en) | Semiconductor device | |
| JPH04107857U (en) | semiconductor equipment | |
| JPH06120424A (en) | Semiconductor integrated circuit device | |
| JP3942495B2 (en) | Semiconductor device | |
| JPH0521698A (en) | Semiconductor device | |
| JP2001077230A (en) | Lead frame and semiconductor device package using the same | |
| JP3248117B2 (en) | Semiconductor device | |
| JP3259217B2 (en) | Noise reduction package | |
| JPH0622997Y2 (en) | Insulator-sealed semiconductor device | |
| EP0486027A2 (en) | Resin sealed semiconductor device | |
| JPS6022327A (en) | Semiconductor device | |
| JP2990120B2 (en) | Semiconductor device | |
| JP3193788B2 (en) | Substrate for mounting electronic components | |
| JPS6251231A (en) | Semiconductor integrated circuit device | |
| JP2949951B2 (en) | Semiconductor device | |
| JPH0631157U (en) | LSI lead frame | |
| JPH07297369A (en) | Semiconductor integrated circuit device | |
| JPH0729939A (en) | Semiconductor device |