JP4752281B2 - Printed wiring board with built-in resistor - Google Patents
Printed wiring board with built-in resistor Download PDFInfo
- Publication number
- JP4752281B2 JP4752281B2 JP2005031355A JP2005031355A JP4752281B2 JP 4752281 B2 JP4752281 B2 JP 4752281B2 JP 2005031355 A JP2005031355 A JP 2005031355A JP 2005031355 A JP2005031355 A JP 2005031355A JP 4752281 B2 JP4752281 B2 JP 4752281B2
- Authority
- JP
- Japan
- Prior art keywords
- resistor
- resistance
- printed wiring
- wiring board
- silver plating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Parts Printed On Printed Circuit Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
本発明はプリント配線板に抵抗素子をあらかじめ作り込んだ抵抗素子内蔵プリント配線板に関するものである。 The present invention relates to a resistance element built-in printed wiring board in which a resistance element is formed in advance on a printed wiring board.
近年、電子機器の高速化、高機能化、小型化、および軽量化の要求を満たすため、電気機器に用いられている基板の中に受動素子を作り込み高密度化する技術が広く展開されようとしている。
このような受動素子の一つである抵抗素子も、プリント配線板に内蔵するためにはより小型のものが望まれている。プリント基板に内蔵される抵抗素子の種類としては一対の電極間に樹脂系の抵抗ペーストをスクリーン印刷等によって部分的に形成し、抵抗素子とする方法および一つの電極に抵抗値の高い金属被膜および無機系材料をめっきおよびスパッタリング等により形成する方法がある。前者の方が工程も少なく低コストで作製できるという利点がある。
In recent years, in order to meet the demands for higher speed, higher functionality, smaller size, and lighter weight of electronic devices, technology for creating passive elements in substrates used in electrical devices and increasing the density will be widely deployed. It is said.
A resistive element which is one of such passive elements is also desired to be smaller in order to be incorporated in a printed wiring board. As a kind of resistance element incorporated in the printed circuit board, a resin-based resistance paste is partially formed by screen printing or the like between a pair of electrodes, and a resistance element is formed on one electrode and a metal film having a high resistance value and There is a method of forming an inorganic material by plating, sputtering, or the like. The former has the advantage that it can be manufactured at low cost with fewer steps.
しかしながら、前述の印刷方法で抵抗素子を形成した場合、図1に示すように、絶縁基板13上に設けた、銅配線10からなる電極12と抵抗ペーストからなる抵抗体11が直接接触するため、界面における接触抵抗の影響が大きく、例えば、高温高湿条件化(温度=85℃,相対湿度=85%)では界面の腐食等により抵抗値が大きく増加することが報告されている(非特許文献1)。
この問題を解決すべく、図2に示すように、絶縁基板23上に設けた銅電極部22と抵抗ペーストからなる抵抗体21間に、電気接続性に優れた銀ペースト24を挟み、界面の接触抵抗を低下させた構造の抵抗素子22や、銅電極部22に銀めっき処理を施した抵抗素子が報告されている(例えば非特許文献1,特許文献1および特許文献2参照)。
しかし、上述の銀ペースト24上に抵抗ペーストを用いてスクリーン印刷により抵抗体21を形成しているため印刷条件の制御が難しく、銀ペースト24上に印刷した抵抗体21がかすれ、にじみ等の印刷不良が発生し易かった。このため、抵抗素子内蔵プリント配線板の製品間で抵抗値に大きなバラツキが生じる問題があった。
However, when the resistance element is formed by the printing method described above, as shown in FIG. 1, the electrode 12 made of the copper wiring 10 and the resistor 11 made of the resistance paste provided on the insulating substrate 13 are in direct contact. The influence of the contact resistance at the interface is large. For example, it has been reported that the resistance value greatly increases due to the corrosion of the interface under high temperature and high humidity conditions (temperature = 85 ° C., relative humidity = 85%) (non-patent document). 1).
In order to solve this problem, as shown in FIG. 2, a silver paste 24 having excellent electrical connectivity is sandwiched between a copper electrode portion 22 provided on an insulating substrate 23 and a resistor 21 made of a resistance paste, and the interface A resistance element 22 having a structure with reduced contact resistance and a resistance element in which the copper electrode portion 22 is subjected to silver plating have been reported (see, for example, Non-Patent Document 1, Patent Document 1 and Patent Document 2).
However, since the resistor 21 is formed on the above-described silver paste 24 by screen printing, it is difficult to control the printing conditions, and the resistor 21 printed on the silver paste 24 is faint and printing such as blurring. Defects were easy to occur. For this reason, there has been a problem in that the resistance value varies greatly between products of the printed wiring board with a built-in resistance element.
また、銀ペースト−配線層、銀ペースト−銀ペースト間においてエレクトロマイグレーションが発生し、抵抗素子の抵抗値が低下するという問題があった。エレクトロマイグレーションとは抵抗素子内蔵プリント配線板に直流電圧を印可した場合、金属原子が電子の衝突により移動する現象であり、隣り合う配線や銀ペーストパターンとショートする等の問題が発生する。さらに、絶縁樹脂積層前に実施する配線層の表面粗化処理において銀ペーストまたは銀めっき形成領域と銅配線の境界部において局部電池作用により銅配線のエッチングレートが異常に早くなり断線が発生するという問題点がある。
本発明の目的は、抵抗体のスクリーン印刷による抵抗値の作り込み精度に優れ、高温高湿試験においても抵抗値変動が小さく、さらに絶縁信頼性試験においてもエレクトロマイグレーションによるショート及び断線が発生しない抵抗素子内蔵プリント配線板を提供することである。
In addition, there is a problem that electromigration occurs between the silver paste-wiring layer and the silver paste-silver paste, and the resistance value of the resistance element decreases. Electromigration is a phenomenon in which when a DC voltage is applied to a printed wiring board with a built-in resistance element, metal atoms move due to collision of electrons, and problems such as short-circuiting with adjacent wiring and silver paste patterns occur. Further, in the surface roughening treatment of the wiring layer performed before the insulating resin lamination, the etching rate of the copper wiring becomes abnormally fast due to the local battery action at the boundary between the silver paste or silver plating forming region and the copper wiring, and disconnection occurs. There is a problem.
The object of the present invention is to provide a resistance value which is excellent in accuracy of resistance value by screen printing of a resistor, has a small fluctuation in resistance value even in a high-temperature and high-humidity test, and does not cause a short circuit and disconnection due to electromigration in an insulation reliability test. An element-embedded printed wiring board is provided.
上記課題を解決するために、請求項1に係わる発明は、絶縁層と銅配線層からなる多層プリント配線板の、前記配線層の少なくとも1層に一つ以上の抵抗素子を内蔵したプリント配線板において、前記抵抗素子は、前記銅配線層の一部を置換型無電解銀めっきにより被覆された電極部と、該電極部間に抵抗体を配置し、さらに前記銀めっきと銅配線の境界部を抵抗ペースト層で被覆した構造であり、前記銀めっきの厚みが0.3μm〜1μmであり、前記抵抗体が熱硬化性樹脂に導電性フィラーを分散させた抵抗材料により形成されていることを特徴とする抵抗素子内蔵プリント配線板である。
このように、抵抗素子の電極部が、置換銀めっきにより形成されているので、抵抗体と電極部界面における接触抵抗の増大に伴う抵抗値変動を抑制することが可能となった。
また、抵抗素子の電極部上に形成される置換型無電解銀めっきは、銀ペーストを電極部上に形成する場合と比較して、電極部分の厚みを薄くできるため、従来の様に抵抗ペースト印刷時におけるかすれ、にじみ等の印刷不良を軽減することが可能となった。
さらに、エレクトロマイグレーションを発生しやすい銀めっき被膜を抵抗ペーストで被覆している(図3参照)ためエレクトロマイグレーションによる断線またはショート等の不良を防ぐことが可能となった。
また、このように抵抗体を熱硬化性樹脂に導電性フィラーを分散させた抵抗材料を用いることで、一般に高温焼成が必要とされる抵抗体形成を、250℃以下の低い温度で焼成でき、耐熱性の低い有機基板上に抵抗素子形成が可能となった。
さらに、このように銀めっきは、厚みが0.3μm以上、1μm以下とすることにより、高温高湿試験(85℃、85%、1000h)においても、電極部と抵抗ペースト界面における接触抵抗の上昇が抑制され、抵抗値変動を極小にすることが可能となった。
請求項2に係わる発明は、絶縁層と銅配線層からなる多層プリント配線板の、前記配線層の少なくとも1層に一つ以上の抵抗素子を内蔵したプリント配線板において、前記抵抗素子は、前記銅配線層の一部を置換型無電解銀めっきにより被覆された電極部と、該電極部間に抵抗体を配置し、さらに前記銀めっきと銅配線の境界部を抵抗ペースト層で被覆した構造であり、前記銀めっきの厚みが0.3μm〜1μmであり、前記絶縁層がビルドアップ絶縁樹脂フィルムから形成され、前記抵抗体が熱硬化性樹脂に導電性フィラーを分散させた抵抗材料により形成されていることを特徴とする抵抗素子内蔵プリント配線板である。
請求項3に係る発明は、前記抵抗体ペースト層は、電極間に形成される抵抗体と連続していることを特徴とする請求項1又は2に記載の抵抗素子内蔵プリント配線板である。
このように抵抗体ペースト層が、銀めっき形成領域の境界部に対して新たに抵抗ペースト形成パターンを作製する必要がなく、さらに銀めっき被膜が露出していないため、抵抗素子形成後、さらに上層積層工程迄の工程滞留時間中に銀めっき被膜が酸化することによる抵抗値変動を抑制することが可能となった。
請求項4に係わる発明は、前記抵抗体は、抵抗材料を最高到達温度が180℃以上となるような温度条件下で硬化させたことを特徴とする請求項1〜3のいずれか一項に記載の抵抗素子内蔵プリント配線板である。
このように抵抗材料を最高到達温度が180℃以上となるような温度条件下、すなわち、一般的な多層プリント配線板用絶縁材料の硬化温度以上で抵抗材料を硬化させることにより、抵抗素子の内蔵前後での抵抗値変化を少なくすることが可能となった。
請求項5に係わる発明は、前記抵抗体は、抵抗材料を最高到達温度が180℃以上となるような温度条件下で硬化させたことを特徴とする請求項1〜3のいずれか一項に記載の抵抗素子内蔵プリント配線板である。
このように内蔵する抵抗素子上への絶縁層形成工程における熱履歴が抵抗素子焼成温度より低温にすることで、内蔵前後の抵抗値変動を抑制することが可能となった。
In order to solve the above problems, the invention according to claim 1 is a printed wiring board comprising a multilayer printed wiring board comprising an insulating layer and a copper wiring layer, wherein at least one resistance element is built in at least one of the wiring layers. The resistive element includes an electrode part in which a part of the copper wiring layer is coated with substitutional electroless silver plating, a resistor disposed between the electrode parts, and a boundary part between the silver plating and the copper wiring. The thickness of the silver plating is 0.3 μm to 1 μm, and the resistor is formed of a resistance material in which a conductive filler is dispersed in a thermosetting resin. This is a printed wiring board with a built-in resistance element.
Thus, since the electrode part of the resistance element is formed by substitution silver plating, it became possible to suppress the resistance value fluctuation | variation accompanying the increase in the contact resistance in a resistor and an electrode part interface.
In addition, substitutional electroless silver plating formed on the electrode part of the resistive element can reduce the thickness of the electrode part compared to the case where the silver paste is formed on the electrode part. It has become possible to reduce printing defects such as blurring and blurring during printing.
Furthermore, since a silver plating film that easily generates electromigration is covered with a resistance paste (see FIG. 3), it becomes possible to prevent defects such as disconnection or short circuit due to electromigration.
In addition, by using a resistance material in which a conductive filler is dispersed in a thermosetting resin in this manner, resistor formation that generally requires high-temperature firing can be fired at a low temperature of 250 ° C. or less, Resistive elements can be formed on organic substrates with low heat resistance.
Furthermore, by increasing the thickness of the silver plating to 0.3 μm or more and 1 μm or less as described above, the contact resistance at the interface between the electrode portion and the resistance paste is increased even in the high temperature and high humidity test (85 ° C., 85%, 1000 h) Is suppressed, and the resistance value fluctuation can be minimized.
The invention according to claim 2 is a multilayer printed wiring board composed of an insulating layer and a copper wiring layer, wherein one or more resistance elements are incorporated in at least one of the wiring layers. A structure in which a part of the copper wiring layer is covered with substitutional electroless silver plating, a resistor is disposed between the electrode parts, and a boundary portion between the silver plating and the copper wiring is covered with a resistance paste layer The thickness of the silver plating is 0.3 μm to 1 μm, the insulating layer is formed from a build-up insulating resin film, and the resistor is formed of a resistance material in which a conductive filler is dispersed in a thermosetting resin. This is a printed wiring board with a built-in resistive element.
The invention according to claim 3 is the resistance element built-in printed wiring board according to claim 1 or 2 , wherein the resistor paste layer is continuous with a resistor formed between the electrodes.
Thus, since the resistor paste layer does not need to newly form a resistor paste formation pattern with respect to the boundary portion of the silver plating formation region, and the silver plating film is not exposed, an upper layer is formed after the resistor element is formed. It became possible to suppress resistance value fluctuations due to oxidation of the silver plating film during the process residence time until the lamination process.
Invention according to claim 4, wherein the resistor, to any one of claims 1 to 3 in which the resistive material maximum temperature, characterized in that the cured under temperature conditions such that the 180 ° C. or higher It is a printed wiring board with a built-in resistance element of description.
In this way, the resistance material is cured by curing the resistance material under a temperature condition in which the maximum temperature reaches 180 ° C. or more, that is, at a temperature higher than the curing temperature of a general multilayer printed wiring board insulating material. It became possible to reduce the resistance value change before and after.
The invention according to claim 5 is the resistor according to any one of claims 1 to 3 , wherein the resistor is formed by curing a resistance material under a temperature condition such that a maximum temperature reaches 180 ° C. or more. It is a printed wiring board with a built-in resistance element of description.
Thus, by making the thermal history in the insulating layer forming step on the built-in resistor element lower than the firing temperature of the resistor element, it becomes possible to suppress the resistance value fluctuation before and after the built-in resistor element.
本発明によれば、抵抗ペーストからなる抵抗体と銅電極の界面に置換型無電解銀めっき皮膜が形成されているため、接触抵抗増大による抵抗値の経時変動を抑制することが可能となった。
また、銀めっき被膜形成領域を抵抗ペーストにより被覆しているため、銀めっき被膜のイオンマイグレーションが抑制可能となり、また銅配線層上のめっき形成領域境界部が、抵抗ペーストにより被覆されているため、上層積層工程前に実施する配線層粗化工程に置いて局部電池作用に伴う銅配線部の断線を抑制することが可能となった。
According to the present invention, since a substitutional electroless silver plating film is formed at the interface between a resistor made of a resistance paste and a copper electrode, it has become possible to suppress a change in resistance value over time due to an increase in contact resistance. .
In addition, since the silver plating film formation region is covered with a resistance paste, ion migration of the silver plating film can be suppressed, and the plating formation region boundary on the copper wiring layer is covered with the resistance paste. It was possible to suppress the disconnection of the copper wiring part due to the local battery action in the wiring layer roughening process performed before the upper layer stacking process.
本発明の実施形態の一例について図3を用いて説明する。
図3(a)は、本発明の抵抗素子内蔵プリント配線板における抵抗素子構成を断面で示した断面説明図である。
図3(b)は、本発明の抵抗素子内蔵プリント配線板における抵抗素子構成の平面図である。
An example of an embodiment of the present invention will be described with reference to FIG.
FIG. 3A is a cross-sectional explanatory view showing the configuration of the resistive element in the printed wiring board with a built-in resistive element according to the present invention.
FIG.3 (b) is a top view of the resistive element structure in the printed wiring board with a built-in resistive element of this invention.
本発明における抵抗素子内蔵プリント配線板300aでは、抵抗素子の銅電極部34上に銀めっき被膜32が形成されており、抵抗素子電極部34間に、抵抗ペーストからなる抵抗体31が電気的に接続し、かつ、銀めっき形成領域の境界部36を抵抗体ペースト層35が被覆するように形成された構造となっている(図3(B)参照)。
つまり、抵抗素子電極部34の表面が銀めっき皮膜32により被覆されているため、銅電極部表面が酸化することによる接触抵抗増加により抵抗値変動を抑制でき、さらに銀めっき被膜が、抵抗ペースト層により被覆されているため、抵抗素子形成後の積層前処理として導体層の表面粗化処理等において、銀めっき被膜が形成されている導体層(銅)境界部において局部電池作用による導体層の断線を防止することができる。
In the resistance element built-in printed wiring board 300a according to the present invention, the silver plating film 32 is formed on the copper electrode portion 34 of the resistance element, and the resistor 31 made of the resistance paste is electrically interposed between the resistance element electrode portions 34. The resistor paste layer 35 covers the boundary portion 36 of the silver plating formation region and is connected (see FIG. 3B).
That is, since the surface of the resistance element electrode portion 34 is covered with the silver plating film 32, the resistance value fluctuation can be suppressed by increasing the contact resistance due to the oxidation of the copper electrode portion surface. The conductor layer is broken due to local cell action at the conductor layer (copper) boundary where the silver plating film is formed in the surface roughening treatment of the conductor layer as a pre-lamination treatment after the resistor element is formed. Can be prevented.
本発明における抵抗素子は、銅配線の一部が電極の役割を果たし、この銅電極上に置換型無電解銀めっき皮膜を介して抵抗体が形成されているため、抵抗体と銅電極間の接触抵抗を抑えることができる。
また、導体層全面に銀めっき皮膜を形成する方法と比較してめっき面積が少ないため、エレクトロマイグレーションによるショート不良を低減することが可能となり、銀めっきコストを抑えることもできる。
この置換型無電解銀めっき被膜の厚みは0.3μm以上、0.5μm以下であることが好ましい。これは銀めっき被膜の厚みが0.3μmに達しないと抵抗体と銅電極間の接触抵抗を十分に下げることができなくなり、また、0.5μmを超えると接触抵抗を下げる効果にほとんど差が無くなるためである。
In the resistance element of the present invention, a part of the copper wiring serves as an electrode, and a resistor is formed on the copper electrode via a substitutional electroless silver plating film. Contact resistance can be suppressed.
In addition, since the plating area is small as compared with the method of forming a silver plating film on the entire surface of the conductor layer, it is possible to reduce short-circuit defects due to electromigration and to suppress silver plating costs.
The thickness of the substitutional electroless silver plating film is 0. It is preferably 3 μm or more and 0.5 μm or less. In this case, the thickness of the silver plating film is 0. This is because if it does not reach 3 μm, the contact resistance between the resistor and the copper electrode cannot be lowered sufficiently, and if it exceeds 0.5 μm, there is almost no difference in the effect of reducing the contact resistance.
本発明における抵抗体は、熱硬化性樹脂と導電性フィラーを主成分としてなる。
ここで、前記熱硬化性樹脂としては、エポキシ樹脂、フェノール樹脂、メラミン樹脂、ポリイミド樹脂等の熱硬化性樹脂、およびこれらを変性した樹脂、またはこれら樹脂と熱可塑性樹脂の混合物等を用いることができる。中でも基材との密着性、耐薬品性、コストの点からエポキシ樹脂を用いることが好ましい。
また、導電性フィラーとしては、ケッチェレンブラック、アセチレンブラック、グラファイト、活性炭素等安価なカーボンを用いることが好ましい。導電性フィラー以外にシリカ等無機フィラーが加えてあっても良い。市販のカーボンペーストをそのまま使用することもできる。
The resistor in the present invention is mainly composed of a thermosetting resin and a conductive filler.
Here, as the thermosetting resin, it is possible to use a thermosetting resin such as an epoxy resin, a phenol resin, a melamine resin, a polyimide resin, a resin obtained by modifying these, or a mixture of these resins and a thermoplastic resin. it can. Among these, it is preferable to use an epoxy resin from the viewpoints of adhesion to a substrate, chemical resistance, and cost.
As the conductive filler, it is preferable to use inexpensive carbon such as ketchelen black, acetylene black, graphite, activated carbon. In addition to the conductive filler, an inorganic filler such as silica may be added. Commercially available carbon paste can be used as it is.
本発明の銅配線上の銀めっき形成領域境界部を被覆する抵抗ペースト層は、抵抗素子電極間に設置される抵抗ペーストからなる抵抗体のパターンの一部からからなる構造とすることで、銀めっき形成領域境界部を被覆するために別途パターンを必要とせず、検査時に抵抗素子と間違えることを防ぐことができる。 The resistive paste layer covering the silver plating formation region boundary on the copper wiring of the present invention has a structure composed of a part of a resistor pattern made of a resistive paste placed between the resistive element electrodes. A separate pattern is not required for covering the plating formation region boundary portion, and it can be prevented from being mistaken for a resistance element during inspection.
本発明においては受動素子を内蔵する絶縁樹脂は、プリプレグ、樹脂付き銅箔、ビルドアップ基板用絶縁樹脂フィルムあるいはワニスのいずれの形態であってもかまわないが、内蔵素子の埋め込み性、作業性を考慮するとビルドアップ絶縁樹脂フィルムを用いることが好ましい。
また、一般にエポキシ樹脂等の熱硬化性樹脂は硬化温度が高くなるほど架橋密度が高くなる傾向があり、例えば一度硬化させた抵抗体をさらに高い温度で加熱すると熱硬化性樹脂の硬化が進行し、抵抗値が下がる傾向にある。
従って抵抗素子の内蔵前後での抵抗値変化を少なくするには、絶縁樹脂のプレス・ラミネート・硬化等における最高到達温度は抵抗材料の硬化時における最高到達温度より低いことが好ましい。
In the present invention, the insulating resin containing the passive element may be in the form of a prepreg, a resin-coated copper foil, an insulating resin film for a build-up substrate, or a varnish. Considering it, it is preferable to use a build-up insulating resin film.
In general, a thermosetting resin such as an epoxy resin tends to have a higher crosslinking density as the curing temperature becomes higher. For example, when a resistor that has been cured once is heated at a higher temperature, curing of the thermosetting resin proceeds, The resistance value tends to decrease.
Therefore, in order to reduce the change in resistance value before and after the incorporation of the resistance element, it is preferable that the maximum temperature reached in pressing, laminating, and curing the insulating resin is lower than the maximum temperature achieved in curing the resistance material.
以下に実施例および比較例を示して本発明を具体的に説明するが、本発明はこれに限定されるものではない。
なお、各実施例及び比較例で製造した抵抗素子を内蔵した受動素子内蔵プリント配線板について、抵抗値測定、高温高湿試験、サーマルサイクル試験(TCT)を行い、内蔵されている受動素子の特性について評価を行った。
<抵抗値測定>
各実施例および比較例で製造した抵抗素子の設計値が100Ωである素子100個について、デジタルマルチメーターにて抵抗値測定を行い、平均抵抗値、標準偏差(σ)、3σの値を算出し抵抗値のバラツキを評価した。
<高温高湿試験>
各実施例および比較例で製造した受動素子内層基板について、40℃、95%での高温高湿試験を1000時間行い、試験前後の抵抗値より抵抗値変化を算出した。
<TCT>
各実施例および比較例で製造した受動素子内蔵プリント配線板について、低温槽−40℃、高温槽125℃、さらし時間30分の条件で1000サイクルTCTを行い、抵抗素子については、試験後の抵抗値が1000Ω以上となった素子を、クラックによる不良と判定した。
キャパシタについては、容量値が±100%以上変化した素子を不良と判断した。各実施例および比較例について設計値が、100Ωである抵抗素子100個および設計値が10pFのキャパシタ素子100個についてテストした。
EXAMPLES The present invention will be specifically described below with reference to examples and comparative examples, but the present invention is not limited thereto.
In addition, about the printed wiring board with a built-in passive element which built in each Example and the comparative example, resistance value measurement, a high temperature / humidity test, and a thermal cycle test (TCT) are performed, and the characteristic of the built-in passive element Was evaluated.
<Resistance measurement>
The resistance value of 100 resistance elements manufactured in each of the examples and comparative examples was measured with a digital multimeter, and an average resistance value, standard deviation (σ), and 3σ values were calculated. The variation in resistance value was evaluated.
<High temperature and high humidity test>
About the passive element inner layer board | substrate manufactured by each Example and the comparative example, the high temperature high humidity test at 40 degreeC and 95% was done for 1000 hours, and resistance value change was computed from the resistance value before and behind a test.
<TCT>
About the printed wiring board with a built-in passive element manufactured in each Example and Comparative Example, 1000 cycles TCT was performed under conditions of a low temperature bath of −40 ° C., a high temperature bath of 125 ° C., and an exposure time of 30 minutes. An element having a value of 1000Ω or more was determined to be defective due to a crack.
Regarding the capacitor, an element having a capacitance value changed by ± 100% or more was determined to be defective. For each example and comparative example, 100 resistance elements having a design value of 100Ω and 100 capacitor elements having a design value of 10 pF were tested.
以下の実施例により本発明を詳細に説明する。
図4(a)〜(g)は、本発明の受動素子内蔵プリント配線版のおける工程の一部を断面で示した説明図である。
まず、両面銅箔付き絶縁樹脂(商品名:CCL−HL830 三菱ガス化学製)からなる絶縁層42を準備した。
次いで、ドライフィルムレジスト(商品名:RY3215 日立化成製)をロールラミネーターにて熱圧着して貼り付けフィルムマスクを用いた露光、現像により配線パターンの導体層41を得た(図4a)。
The following examples illustrate the invention in detail.
4 (a) to 4 (g) are explanatory views showing a part of the process in the printed wiring plate with a built-in passive element of the present invention in cross section.
First, an insulating layer 42 made of an insulating resin with double-sided copper foil (trade name: CCL-HL830, manufactured by Mitsubishi Gas Chemical) was prepared.
Next, a dry film resist (trade name: RY3215, manufactured by Hitachi Chemical Co., Ltd.) was thermocompression bonded with a roll laminator to obtain a conductor layer 41 of a wiring pattern by exposure and development using an affixed film mask (FIG. 4a).
次にドライフィルムレジスト(商品名:RY3215 日立化成製)43をロールラミネーターにて熱圧着して貼り付け、フィルムマスクを用いた露光、現像により抵抗素子の電極パターンを得た。(図4b)。 Next, dry film resist (trade name: RY3215, manufactured by Hitachi Chemical Co., Ltd.) 43 was attached by thermocompression bonding using a roll laminator, and an electrode pattern of a resistance element was obtained by exposure and development using a film mask. (Figure 4b).
次に、10wt%−硫酸水溶液、液温=25℃にて1分間の酸洗浄を行い、純水で洗浄後、プリディップ(商品名:SSP−700P 四国化成製)、液温=40℃にて40秒間浸漬し、置換銀めっき(商品名:SSP−700 四国化成製)、液温=40℃にて5分間の処理を施し、ドライフィルムレジストを剥膜して、抵抗素子電極部に約0.5μm厚の置換型無電解銀めっき皮膜44を形成した。(図4c) Next, acid cleaning is performed at 10 wt% -sulfuric acid aqueous solution, liquid temperature = 25 ° C. for 1 minute, and after washing with pure water, pre-dip (trade name: SSP-700P manufactured by Shikoku Kasei), liquid temperature = 40 ° C. Immersion for 40 seconds, substitution silver plating (trade name: SSP-700, manufactured by Shikoku Kasei), treatment at a liquid temperature of 40 ° C. for 5 minutes, stripping the dry film resist, A substitutional electroless silver plating film 44 having a thickness of 0.5 μm was formed. (Fig. 4c)
次に、前記ドライフィルムを5%濃度の水酸化ナトリウム水溶液に浸漬し剥膜した。(図4d) Next, the dry film was immersed in a 5% aqueous sodium hydroxide solution to form a film. (Fig. 4d)
次に、カーボンペースト(商品名:TU−100−8 アサヒ化学研究所製)を200メッシュ、線径=40μmのステンレスメッシュ版を用いて、一対の前記置換銀めっき電極間を電気的に接続できるようにスクリーン印刷により抵抗体45を形成した。この時、抵抗体の形成と同時に、前記抵抗体に連続した状態の前記銀めっきとの境界部も被覆するように抵抗ペースト層を設けた。
印刷に使用した抵抗体のカーボンペーストは、粘度を回転粘度計(商品名:ビスコテスターVT−04 リオン製)にて測定したところ、700dPa・s前後であった。
また、前記一対の電極間に挟まれる抵抗体の設計値は、幅0.5mm、長さ0.67mmであった。このようにして抵抗体が、印刷形成された基板を90℃で30分間乾燥させた後、さらに200℃で1時間の焼成を施した。(図4e)
Next, a carbon paste (trade name: TU-100-8, manufactured by Asahi Chemical Research Laboratories) can be electrically connected between the pair of substituted silver plating electrodes using a stainless steel mesh plate of 200 mesh and wire diameter = 40 μm. Thus, the resistor 45 was formed by screen printing. At this time, simultaneously with the formation of the resistor, a resistor paste layer was provided so as to cover the boundary with the silver plating in a state continuous with the resistor.
The carbon paste of the resistor used for printing was about 700 dPa · s when the viscosity was measured with a rotational viscometer (trade name: manufactured by Viscotester VT-04 Lion).
The design value of the resistor sandwiched between the pair of electrodes was 0.5 mm in width and 0.67 mm in length. The substrate on which the resistor was printed in this way was dried at 90 ° C. for 30 minutes, and then fired at 200 ° C. for 1 hour. (Fig. 4e)
前述のように素子を形成した基板上に、プリプレグ(商品名:GEA−67N 日立化成製)46を用いて、先に抵抗体を形成した誘電体シートを真空プレス機にて貼り合わせ、ビアホール形成、めっき、配線形成、ソルダーレジストパターン48形成、端子部へのニッケル−金めっき仕上げを施し受動素子内蔵プリント配線板を製造した。
このようにして方法で製造された受動素子内蔵プリント配線板の評価結果を表1に示す。
Using a prepreg (trade name: GEA-67N manufactured by Hitachi Chemical Co., Ltd.) 46 on the substrate on which the elements are formed as described above, a dielectric sheet on which a resistor is formed is pasted with a vacuum press to form a via hole. Then, plating, wiring formation, solder resist pattern 48 formation, and nickel-gold plating finish on the terminal portion were performed to produce a printed wiring board with built-in passive elements.
Table 1 shows the evaluation results of the printed circuit board with a built-in passive element manufactured by the above method.
(比較例1)
コア基板上にプリプレグ/銅箔の順で積み重ね真空プレス機にて積層した後、CO2レーザーによりビアホールを形成し、アルカリ性過マンガン酸塩による粗面化処理、無電解銅めっき、電解銅めっきによる電気的接続を施し、エッチングにより抵抗素子の電極、および配線パターンを形成した。
次に銀ペースト(商品名:LS−504J アサヒ化学研究所製)を200メッシュ、線径=40μmのステンレスメッシュ版を用いて、スクリーン印刷により抵抗素子の電極上に銀ペーストパターンを形成した。
このように銀ペーストパターンが形成された基板を、90℃で30分間乾燥させた後、さらに150℃で30分間の焼成を施した後、銀ペースト硬化物の厚みを測定したところ約20μmの厚みを有していた。
次にカーボンペースト(商品名:TU−100−8 アサヒ化学研究所製)を200メッシュ、線径=40μmのステンレスメッシュ版を用いて、一対の前記銀ペースト電極間を電気的に接続できるようにスクリーン印刷した。
印刷に使用したカーボンペーストは、粘度を回転粘度計(商品名:ビスコテスターVT−04 リオン製)にて測定したところ700dPa・s前後であった。
また、前記一対の電極間に挟まれる抵抗体の設計値は、幅0.5mm、長さ0.67mmであった。
このようにして抵抗体が印刷された基板を、90℃で30分間乾燥させた後、さらに200℃で1時間の焼成を施した。
次に誘電体ペースト(商品名:CX−16 アサヒ化学研究所製)を100メッシュ、線径=50μmのステンレスメッシュ版を用いて、スクリーン印刷により下電極を被覆するように形成した。
このようにして得られた誘電体パターンを、90℃で30分間乾燥させた後、さらに150℃で30分間の焼成を施した。
次に銅ペースト(商品名:NF2000 タツタシステムエレクトロニクス製)を100メッシュ、線径=50μmのステンレスメッシュ版を用いて、誘電体パターン上と上電極引き出し配線上を跨ぐ様に形成した。
この銅ペーストパターンを、90℃で30分間乾燥させた後、さらに150℃で30分間の焼成を施し、キャパシタ素子を形成した。
以下実施例1と同様の方法で抵抗素子内蔵プリント配線板を製造した。
比較例1の受動素子内蔵プリント配線板の評価結果を表1に示す。
(Comparative Example 1)
Stacked in order of prepreg / copper foil on the core substrate, laminated in a vacuum press machine, then formed via holes with CO2 laser, roughening treatment with alkaline permanganate, electroless copper plating, electricity by electrolytic copper plating The electrode of the resistance element and the wiring pattern were formed by etching.
Next, a silver paste pattern (form name: LS-504J, manufactured by Asahi Chemical Research Laboratories) was formed on the electrode of the resistance element by screen printing using a 200 mesh stainless steel mesh wire diameter = 40 μm.
After the substrate on which the silver paste pattern was formed in this manner was dried at 90 ° C. for 30 minutes and further baked at 150 ° C. for 30 minutes, the thickness of the cured silver paste was measured to be about 20 μm thick. Had.
Next, a carbon paste (trade name: TU-100-8 manufactured by Asahi Chemical Research Laboratories) is used with a 200 mesh, stainless steel mesh plate having a wire diameter of 40 μm so that the pair of silver paste electrodes can be electrically connected. Screen printed.
The viscosity of the carbon paste used for printing was about 700 dPa · s as measured with a rotational viscometer (trade name: manufactured by Viscotester VT-04 Lion).
The design value of the resistor sandwiched between the pair of electrodes was 0.5 mm in width and 0.67 mm in length.
The substrate on which the resistor was printed in this way was dried at 90 ° C. for 30 minutes, and further baked at 200 ° C. for 1 hour.
Next, a dielectric paste (trade name: CX-16 manufactured by Asahi Chemical Research Laboratories) was formed using a stainless mesh plate of 100 mesh and wire diameter = 50 μm so as to cover the lower electrode by screen printing.
The dielectric pattern thus obtained was dried at 90 ° C. for 30 minutes, and further baked at 150 ° C. for 30 minutes.
Next, a copper paste (trade name: manufactured by NF2000 Tatsuta System Electronics Co., Ltd.) was formed so as to straddle the dielectric pattern and the upper electrode lead-out wiring using a stainless mesh plate with 100 mesh and wire diameter = 50 μm.
The copper paste pattern was dried at 90 ° C. for 30 minutes, and then baked at 150 ° C. for 30 minutes to form a capacitor element.
A resistive element built-in printed wiring board was manufactured in the same manner as in Example 1 below.
Table 1 shows the evaluation results of the passive element built-in printed wiring board of Comparative Example 1.
(比較例2)
比較例1に記載の抵抗素子において導体電極パターンと抵抗体パターンを電気的に接続するように形成した抵抗素子内蔵プリント配線板を製造した。
比較例2の受動素子内蔵プリント配線板の評価結果を表1に示す。
A resistance element built-in printed wiring board formed so as to electrically connect the conductor electrode pattern and the resistor pattern in the resistance element described in Comparative Example 1 was manufactured.
Table 1 shows the evaluation results of the passive element built-in printed wiring board of Comparative Example 2.
表1から明らかなように、実施例の受動素子内蔵プリント配線板は、スクリーン印刷による抵抗値の作り込み精度に優れ、高温高湿試験においても抵抗値変動が小さく、さらに絶縁信頼性試験においてもエレクトロマイグレーションによるショート及び断線は確認されなかった。
比較例1の受動素子内蔵プリント配線板は、抵抗素子の作り込み精度が悪く、さらに高温高湿試験においては抵抗値の変動量が大きく、さらに線間絶縁信頼性では抵抗素子に使用されている銀ペーストがエレクトロマイグレーションにより移動し、ショート不良を起こす素子が確認された。
比較例2の受動素子内蔵プリント配線板は、高温高湿試験において抵抗値の変動が大きく信頼性が悪いことがわかる。
これらの結果より、実施例1の構造を有する受動素子内蔵プリント配線板が加工精度、信頼性の点で優れていることが明らかである。
As is clear from Table 1, the printed wiring board with built-in passive elements of the embodiment has excellent resistance value creation accuracy by screen printing, has small resistance value fluctuations even in a high temperature and high humidity test, and also in an insulation reliability test. Short-circuiting and disconnection due to electromigration were not confirmed.
The printed circuit board with a built-in passive element of Comparative Example 1 has poor resistance element fabrication accuracy, and further has a large amount of variation in resistance value in a high-temperature and high-humidity test, and is used as a resistance element in line-to-line insulation reliability. The element which caused the silver paste to move due to electromigration and cause short circuit was confirmed.
It can be seen that the printed wiring board with a built-in passive element of Comparative Example 2 has a large variation in resistance value in a high-temperature and high-humidity test and has poor reliability.
From these results, it is clear that the passive element built-in printed wiring board having the structure of Example 1 is excellent in processing accuracy and reliability.
11,21・・・・・・・抵抗体
12,22・・・・・・・銅電極
13,23・・・・・・・絶縁層
24・・・・・・・・・・銀ペースト
300a・・・・・・・・抵抗素子内蔵プリント配線板
31・・・・・・・・・・抵抗ペースト
32・・・・・・・・・・銀めっき被膜
33・・・・・・・・・・絶縁樹脂
34・・・・・・・・・・導体層(引き出し配線)
41・・・・・・・・・・導体層(銅)
42・・・・・・・・・・絶縁層
43・・・・・・・・・・レジスト
44・・・・・・・・・・銀めっき被膜
45・・・・・・・・・・抵抗ペースト
46・・・・・・・・・・プリプレグ
47・・・・・・・・・・ビアホール
48・・・・・・・・・・ソルダーレジスト
11, 21... Resistor 12, 22 ...... Copper electrode 13, 23 ...... Insulating layer 24 ...... Silver paste 300 a・ ・ ・ ・ ・ ・ ・ ・ Resistance element built-in printed wiring board 31 ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ Resistance paste 32 …… ・ ・ ・ ・ ・ Silver plating film 33 ・ ・ ・ ・ ・ ・ ・ ・.... Insulating resin 34 .... Conductor layer (lead-out wiring)
41 .... Conductor layer (copper)
42 ... Insulating layer 43 ... Resist 44 ... Silver plating film 45 ... Resistive paste 46 ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ Prepreg 47 ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ Via hole 48 ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ Solder resist
Claims (5)
請求項1又は2に記載の抵抗素子内蔵プリント配線板。 The resistance element-embedded printed wiring board according to claim 1, wherein the resistor paste layer is continuous with a resistor formed between the electrodes.
5. The resistance element built-in printed wiring according to claim 1, wherein the insulating layer is pressed, laminated, and cured at a temperature lower than a curing temperature of a resistance material constituting the resistor. Board.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005031355A JP4752281B2 (en) | 2005-02-08 | 2005-02-08 | Printed wiring board with built-in resistor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005031355A JP4752281B2 (en) | 2005-02-08 | 2005-02-08 | Printed wiring board with built-in resistor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006222110A JP2006222110A (en) | 2006-08-24 |
| JP4752281B2 true JP4752281B2 (en) | 2011-08-17 |
Family
ID=36984240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005031355A Expired - Fee Related JP4752281B2 (en) | 2005-02-08 | 2005-02-08 | Printed wiring board with built-in resistor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4752281B2 (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4818888B2 (en) | 2006-11-20 | 2011-11-16 | 日本メクトロン株式会社 | Manufacturing method of printed wiring board with built-in resistor |
| JP4907479B2 (en) | 2007-09-19 | 2012-03-28 | 日本メクトロン株式会社 | Manufacturing method of printed wiring board with built-in resistor |
| JP2009111133A (en) * | 2007-10-30 | 2009-05-21 | Nippon Mektron Ltd | Method of manufacturing multilayer printed wiring board incorporating film resistance element |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01143204A (en) * | 1987-11-27 | 1989-06-05 | Aisin Seiki Co Ltd | Variable resistor |
| JPH114056A (en) * | 1997-06-11 | 1999-01-06 | Sony Corp | Printed resistance printed wiring board and method of manufacturing the same |
| JP4541168B2 (en) * | 2005-01-14 | 2010-09-08 | 大日本印刷株式会社 | Resistor built-in printed wiring board and method for manufacturing resistor built-in printed wiring board |
-
2005
- 2005-02-08 JP JP2005031355A patent/JP4752281B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006222110A (en) | 2006-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1100295B1 (en) | Capacitor-mounted metal foil and a method for producing the same, and a circuit board and a method for producing the same | |
| JPH1145955A (en) | Element built-in multilayer wiring board and method of manufacturing the same | |
| WO2006134977A1 (en) | Multilayer printed wiring board | |
| JP4702904B2 (en) | Printed wiring board and method for manufacturing the printed wiring board | |
| JP2001203455A (en) | Capacitor-mounted metal foil and method for manufacturing the same, and circuit board and method for manufacturing the same | |
| JP4752281B2 (en) | Printed wiring board with built-in resistor | |
| JP2002198654A (en) | Wiring board with built-in electric element and method of manufacturing the same | |
| US20140054072A1 (en) | Printed circuit board and method for manufacturing the same | |
| JP4396426B2 (en) | Resistance element and multilayer printed wiring board incorporating the resistance element | |
| JP2006237446A (en) | Multilayer wiring board and manufacturing method thereof | |
| JP2007088207A (en) | Printed wiring board having resistance element and method for manufacturing the same | |
| JP4639733B2 (en) | Method for manufacturing printed wiring board | |
| JP2002367858A (en) | Circuit board with built-in capacitor and method of manufacturing the same | |
| JP2004179171A (en) | Wiring board | |
| JP4978032B2 (en) | Printed wiring board and manufacturing method thereof | |
| JP2010225990A (en) | Printed circuit board with built-in printing element | |
| JP4433971B2 (en) | Printed wiring board and manufacturing method thereof | |
| JP2007088208A (en) | Printed wiring board having resistance element and method for manufacturing the same | |
| JP2001244367A (en) | Wiring board with built-in electric element | |
| JP4756468B2 (en) | Printed wiring board with built-in resistance element and manufacturing method thereof | |
| JP2004152869A (en) | Wiring board | |
| KR101020735B1 (en) | Printed Circuit Board Manufacturing Method Including Embedded Capacitor | |
| JP5807225B2 (en) | Printed wiring board and manufacturing method thereof | |
| JP4492071B2 (en) | Wiring board manufacturing method | |
| JP3336315B2 (en) | Conductive paste and printed wiring board using the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080124 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100511 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100708 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101109 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110106 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110426 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110509 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140603 Year of fee payment: 3 |
|
| R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |