JP3359380B2 - Photoelectric switch - Google Patents
Photoelectric switchInfo
- Publication number
- JP3359380B2 JP3359380B2 JP15661493A JP15661493A JP3359380B2 JP 3359380 B2 JP3359380 B2 JP 3359380B2 JP 15661493 A JP15661493 A JP 15661493A JP 15661493 A JP15661493 A JP 15661493A JP 3359380 B2 JP3359380 B2 JP 3359380B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- level
- margin
- circuit
- stability
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Photo Coupler, Interrupter, Optical-To-Optical Conversion Devices (AREA)
- Electronic Switches (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は、物品の有無検出精度の
レベル評価機能を備えた小形軽量の光電スイッチに関す
る。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a small and lightweight photoelectric switch having a function of evaluating the presence / absence of articles.
【0002】[0002]
【従来の技術】離れた場所での物品の有無検出に使用さ
れる光電スイッチは、投光素子を発光させる投光回路、
投光素子の光を受光する受光素子の受光信号を処理する
受光回路、投光回路と受光回路の電源回路などの回路要
素を1パッケージに内蔵させた小形軽量のものが賞用さ
れている。この光電スイッチには、受光回路に物品の有
無検出精度を自ら評価する機能を持たせたものがあり、
図2(a)に光電スイッチの物品有無検出精度評価回路
例を示し、これを説明する。2. Description of the Related Art A photoelectric switch used for detecting the presence or absence of an article at a remote place includes a light emitting circuit for causing a light emitting element to emit light,
A small and light-weight one in which circuit elements such as a light-receiving circuit for processing a light-receiving signal of a light-receiving element that receives light from the light-emitting element and a power supply circuit of the light-emitting circuit and the light-receiving circuit are incorporated in one package has been awarded. Some of these photoelectric switches have a light receiving circuit that has the function of evaluating the presence / absence detection accuracy of an article by itself.
FIG. 2A shows an example of a circuit for evaluating the presence / absence detection accuracy of an article of a photoelectric switch, which will be described.
【0003】図2(a)は、物品有無検出精度のレベル
評価回路(23)と物品有無検出精度のレベル表示回路
(25)が示される。レベル評価回路(23)は、1チップ
の集積回路部品(24)に組込まれる。レベル評価回路
(23)は、受光素子(1)からの受光信号Aの電圧レベ
ルを、図2(b)に示す上位安定レベルH1と下位安定
レベルL及び余裕レベルH2と比較して、安定度信号B
と余裕度信号Cを出力する。また、受光信号Aの電圧レ
ベルは、物品有無検出の基準レベルFと比較されて、そ
の比較結果から物品有無の制御信号が出力され、このよ
うな制御信号を出力する回路は、図2(a)から省略し
ている。FIG. 2A shows an article presence / absence detection accuracy level evaluation circuit (23) and an article presence / absence detection accuracy level display circuit (25). The level evaluation circuit (23) is incorporated in a one-chip integrated circuit component (24). The level evaluation circuit (23) compares the voltage level of the light receiving signal A from the light receiving element (1) with the upper stable level H1, the lower stable level L and the margin level H2 shown in FIG. Signal B
And a margin signal C are output. Further, the voltage level of the light receiving signal A is compared with a reference level F for detecting the presence or absence of an article, and a control signal indicating the presence or absence of an article is output from the comparison result. The circuit for outputting such a control signal is shown in FIG. ).
【0004】上位安定レベルH1は基準レベルFより大
きな定電圧レベルで、受光信号Aの電圧レベルが上位安
定レベルH1以上のとき、光電スイッチが安定した動作
状態にあると判定されて、安定度信号Bが出力される。
下位安定レベルLは基準レベルFより小さな定電圧レベ
ルで、受光信号Aの電圧レベルが下位安定レベルL以下
のときも、光電スイッチが安定した動作状態にあると判
定されて、安定度信号Bが出力される。余裕レベルH2
は上位安定レベルH1より大きな定電圧レベルで、受光
信号Aの電圧レベルが余裕レベルH2以上になると、光
電スイッチがさらに安定した動作状態にあると判定され
て、余裕度信号Cが出力される。The upper stable level H1 is a constant voltage level higher than the reference level F. When the voltage level of the light receiving signal A is higher than the upper stable level H1, it is determined that the photoelectric switch is in a stable operation state, and the stability signal is determined. B is output.
The lower stable level L is a constant voltage level smaller than the reference level F. When the voltage level of the light receiving signal A is lower than the lower stable level L, it is determined that the photoelectric switch is in a stable operation state, and the stability signal B is output. Is output. Margin level H2
Is a constant voltage level higher than the upper stable level H1, and when the voltage level of the light receiving signal A becomes equal to or higher than the margin level H2, it is determined that the photoelectric switch is in a more stable operation state, and the margin signal C is output.
【0005】図2(a)に示されるように、受光素子
(1)が投光素子(図示せず)からの光を受光して出力
される受光信号Aは、アンプ回路(2)で増幅されて第
1〜第3の比較回路(12)〜(14)に送られる。第1の
比較回路(12)は、増幅された受光信号Aの電圧レベル
が下位安定レベルL以下のときに安定度信号BをOR回
路(15)に出力する。第2の比較回路(13)は、増幅さ
れた受光信号Aの電圧レベルが上位安定レベルH1以上
のときに安定度信号BをOR回路(15)に出力する。O
R回路(15)に入力された安定度信号Bは、そのまま第
1の出力端子(21)に出力される。第3の比較回路(1
4)は、増幅された受光信号Aの電圧レベルが余裕レベ
ルH2以上のときに余裕度信号Cを第2の出力端子(2
2)に出力する。As shown in FIG. 2A, a light receiving signal A output from a light receiving element (1) after receiving light from a light emitting element (not shown) is amplified by an amplifier circuit (2). The signals are sent to the first to third comparison circuits (12) to (14). The first comparison circuit (12) outputs the stability signal B to the OR circuit (15) when the voltage level of the amplified light receiving signal A is lower than the lower stable level L. The second comparison circuit (13) outputs the stability signal B to the OR circuit (15) when the voltage level of the amplified light receiving signal A is equal to or higher than the upper stable level H1. O
The stability signal B input to the R circuit (15) is output to the first output terminal (21) as it is. Third comparison circuit (1
4) outputs the margin signal C to the second output terminal (2) when the voltage level of the amplified light receiving signal A is equal to or higher than the margin level H2.
Output to 2).
【0006】第1と第2の出力端子(21)(22)にレベ
ル表示回路(25)が接続される。レベル表示回路(25)
は、第1の出力端子(21)に接続される安定動作表示手
段(26)と、第2の出力端子(22)に接続される余裕度
表示手段(27)で構成される。安定動作表示手段(26)
は、例えば発光ダイオード(28)と電界効果トランジス
タ(以下、FETと称する)(29)の直列回路で、第1
の出力端子(21)に安定度信号Bが出力されると、その
出力電圧でFET(29)が導通して発光ダイオード(2
8)が点灯し、安定動作表示がなされる。余裕度表示手
段(27)も発光ダイオード(30)とFET(31)の直列
回路で、第2の出力端子(22)に余裕度信号Cが出力さ
れると、その出力電圧でFET(31)が導通して発光ダ
イオード(30)が点灯し、余裕度表示がなされる。A level display circuit (25) is connected to the first and second output terminals (21) and (22). Level display circuit (25)
Is composed of a stable operation display means (26) connected to the first output terminal (21) and a margin display means (27) connected to the second output terminal (22). Stable operation display means (26)
Is a series circuit of, for example, a light emitting diode (28) and a field effect transistor (hereinafter referred to as FET) (29).
When the stability signal B is output to the output terminal (21) of the light emitting diode (2), the output voltage turns on the FET (29) to turn on the light emitting diode (2).
8) lights up and stable operation display is performed. The margin display means (27) is also a series circuit of the light emitting diode (30) and the FET (31). When the margin signal C is output to the second output terminal (22), the output voltage indicates the FET (31). Is turned on, the light emitting diode (30) is turned on, and the margin is displayed.
【0007】[0007]
【発明が解決しようとする課題】上記の集積回路部品
(24)は、電源回路などの集積回路化された他の集積回
路部品と共に樹脂モールドパッケージ化されて、光電ス
イッチの小形軽量化が図られている。ところが、図2
(a)のレベル評価回路(23)を有する集積回路部品
(24)は、安定度信号Bを出力する第1の出力端子(2
1)と、余裕度信号Cを出力する第2の出力端子(22)
をピン状に2本導出するため、その配線スペースから樹
脂モールドパッケージ化される光電スイッチの小形化を
難しくしていた。The above-mentioned integrated circuit component (24) is packaged together with other integrated circuit components such as a power supply circuit in a resin mold package, so that the photoelectric switch can be reduced in size and weight. ing. However, FIG.
The integrated circuit component (24) having the level evaluation circuit (23) of (a) is connected to a first output terminal (2
1) and a second output terminal (22) for outputting the margin signal C
In this case, it is difficult to reduce the size of the photoelectric switch packaged in a resin mold from the wiring space.
【0008】それ故に、本発明の目的とするところは、
レベル評価回路が組込まれた集積回路部品の出力端子数
を少なくして、小形軽量化を容易にした光電スイッチを
提供することにある。Therefore, the object of the present invention is to
It is an object of the present invention to provide a photoelectric switch in which the number of output terminals of an integrated circuit component in which a level evaluation circuit is incorporated is reduced and the size and weight are easily reduced.
【0009】[0009]
【課題を解決するための手段】本発明は、受光素子から
の受光信号の電圧レベルが所定の基準レベルを超える上
位安定レベル以上、又は、基準レベル未満の下位安定レ
ベル以下のときに、光電スイッチが安定した動作状態に
あると判定して定電圧の安定度信号を出力する安定度検
出回路と、受光信号の電圧レベルが上位安定レベルを超
える所定の余裕レベル以上のときに、光電スイッチがさ
らに安定した動作状態にあると判定して安定度信号の定
電圧を超える定電圧の余裕度信号を出力する余裕度検出
回路と、安定度検出回路と余裕度検出回路の各出力信号
を加算した加算信号を出力端子に出力する加算回路を集
積回路化することにより、上記目的を達成するものであ
る。SUMMARY OF THE INVENTION The present invention relates to a photoelectric switch when a voltage level of a light receiving signal from a light receiving element is equal to or higher than an upper stable level exceeding a predetermined reference level or equal to or lower than a lower stable level lower than the reference level. A stability detection circuit that outputs a constant-voltage stability signal by determining that the photoelectric switch is in a stable operation state; and a photoelectric switch further comprising: A margin detection circuit that outputs a constant voltage margin signal that exceeds the constant voltage of the stability signal by determining that the operation is in a stable operation state, and an addition that adds each output signal of the stability detection circuit and the margin detection circuit. The object is achieved by forming an adder circuit that outputs a signal to an output terminal into an integrated circuit.
【0010】また、本発明は、上記安定度検出回路と余
裕度検出回路と加算回路を内蔵した集積回路部品の出力
端子に、この出力端子に出力される加算信号の電圧レベ
ルが、安定度検出回路の安定度信号の定電圧レベルに相
当するときに作動して、光電スイッチが安定した動作状
態にあることを表示をする安定動作表示手段と、出力端
子に出力される加算信号の電圧レベルが、安定度検出回
路の安定度信号に余裕度検出回路の余裕度信号を加算し
た電圧レベルに相当するときに作動して、光電スイッチ
がさらに安定した動作状態にあることを表示する余裕度
表示手段とを接続したことを特徴とする。Further, according to the present invention, the voltage level of the added signal output to the output terminal of the integrated circuit component having the stability detection circuit, the margin detection circuit, and the addition circuit is detected by the stability detection circuit. The stable operation display means that operates when the voltage corresponding to the constant voltage level of the circuit stability signal is displayed to indicate that the photoelectric switch is in a stable operation state, and the voltage level of the addition signal output to the output terminal is A margin display means that operates when the voltage level corresponds to the voltage level obtained by adding the margin signal of the margin detection circuit to the stability signal of the stability detection circuit, and indicates that the photoelectric switch is in a more stable operation state. Are connected.
【0011】[0011]
【作用】余裕度検出回路から余裕度信号が出力されると
きは、必ず安定度検出回路から安定度信号が出力され、
余裕度検出回路から余裕度信号が出力されないときは、
安定度検出回路から安定度信号が出力される場合と、出
力されない場合があり、したがって、安定度検出回路と
余裕度検出回路の出力信号を加算回路で加算した信号に
は、安定度信号と余裕度信号を加算した高電圧レベル信
号と、安定度信号だけの中電圧レベル信号と、安定度信
号の無い低電圧レベル信号の3信号が含まれて、加算信
号から安定度と余裕度のレベル評価が可能となり、レベ
ル評価をする安定度検出回路と余裕度検出回路と加算回
路を内蔵する集積回路部品の出力端子が加算信号の出力
端子だけとなって、端子数の低減化、光電スイッチの小
形軽量化が容易となる。When a margin signal is output from the margin detection circuit, a stability signal is always output from the stability detection circuit.
When the margin signal is not output from the margin detection circuit,
The stability detection circuit may or may not output a stability signal. Therefore, the signal obtained by adding the output signals of the stability detection circuit and the margin detection circuit by the addition circuit includes the stability signal and the margin signal. The three signals of the high voltage level signal to which the stability signal is added, the medium voltage level signal only for the stability signal, and the low voltage level signal without the stability signal are included, and the level evaluation of the stability and the margin from the added signal is performed. It is possible to reduce the number of terminals, reduce the number of terminals, and reduce the size of the photoelectric switch. Weight reduction becomes easy.
【0012】また、加算回路の出力端子に安定動作表示
手段と余裕度表示手段を接続して、光電スイッチが安定
した動作状態にあるときに安定動作表示手段を作動さ
せ、光電スイッチがさらに安定した動作状態にあるとき
には余裕度表示手段を作動させるようにすると、光電ス
イッチの動作状態の良不良が明確に分かり、光電スイッ
チの光軸合わせなどの作業が容易になる。Further, the stable operation display means and the margin display means are connected to the output terminal of the adding circuit, and the stable operation display means is operated when the photoelectric switch is in a stable operation state, so that the photoelectric switch is further stabilized. If the margin display means is operated in the operating state, it is possible to clearly see the good or bad of the operating state of the photoelectric switch, and work such as optical axis alignment of the photoelectric switch becomes easy.
【0013】[0013]
【実施例】一実施例について、図1(a)及び(b)を
参照して説明する。なお、図1(a)の図2(a)光電
スイッチと同一又は相当部分には同一符号を付して、説
明は省略する。An embodiment will be described with reference to FIGS. 1 (a) and 1 (b). Note that the same or corresponding parts as those of the photoelectric switch of FIG. 1A are denoted by the same reference numerals, and description thereof will be omitted.
【0014】図1(a)は、物品有無検出精度のレベル
評価回路(8)と物品有無検出精度のレベル表示回路
(9)が示され、レベル評価回路(8)が1チップの集積
回路部品(7)に組込まれる。レベル評価回路(8)の図
2(a)のレベル評価回路(23)と相違するところは、
第1と第2の比較回路(12)(13)からOR回路(15)
を通して出力される安定度信号Bと、第3の比較回路
(14)から出力される余裕度信号Cを加算回路(5)で
加算し、その加算信号Dを1つの出力端子(6)に出力
するようにしたことである。第1の比較回路(12)と第
2の比較回路(13)とOR回路(15)で構成される安定
度検出回路(3)からの安定度信号Bと、第3の比較回
路(14)で構成される余裕度検出回路(4)からの余裕
度信号Cは、例えば減衰器(15)(16)で一定の電圧V
0に定電圧化されて加算回路(5)に出力される。1つの
出力端子(6)に、必要に応じてレベル表示回路(9)が
接続される。FIG. 1A shows an article presence / absence detection accuracy level evaluation circuit (8) and an article presence / absence detection accuracy level display circuit (9). The level evaluation circuit (8) is a one-chip integrated circuit component. Incorporated in (7). The difference between the level evaluation circuit (8) and the level evaluation circuit (23) of FIG.
OR circuit (15) from first and second comparison circuits (12) and (13)
The stability signal B output from the third comparator and the margin signal C output from the third comparison circuit (14) are added by an adding circuit (5), and the added signal D is output to one output terminal (6). That is to say. A stability signal B from a stability detection circuit (3) including a first comparison circuit (12), a second comparison circuit (13), and an OR circuit (15), and a third comparison circuit (14) The margin signal C from the margin detection circuit (4) composed of a constant voltage V is output by, for example, an attenuator (15) (16).
The voltage is made constant to 0 and output to the addition circuit (5). A level display circuit (9) is connected to one output terminal (6) as needed.
【0015】安定度検出回路(3)が受光信号Aの電圧
レベルを上位安定レベルH1又は下位安定レベルLと比
較して、安定度信号Bを出力すると、加算回路(5)に
電圧レベルV0の定電圧信号が入力される。また、余裕
度検出回路(4)が受光信号Aの電圧レベルを余裕レベ
ルH2と比較して、余裕度信号Cを出力すると、加算回
路(5)に電圧レベルV0の定電圧信号が入力される。加
算回路(5)が2つの定電圧V0の入力信号を加算して出
力端子(6)に出力する加算信号Dは、図1(b)に示
すような4種の信号S1〜S4となる。When the stability detection circuit (3) compares the voltage level of the light receiving signal A with the upper stability level H1 or the lower stability level L and outputs the stability signal B, the addition circuit (5) outputs the voltage level V0 to the addition circuit (5). A constant voltage signal is input. When the margin detection circuit (4) compares the voltage level of the light receiving signal A with the margin level H2 and outputs the margin signal C, the constant voltage signal of the voltage level V0 is input to the addition circuit (5). . The addition signal D output from the addition circuit (5) to the output terminal (6) by adding the two input signals of the constant voltage V0 is four kinds of signals S1 to S4 as shown in FIG.
【0016】図1(b)は、加算信号Dの電圧レベルを
縦軸に、受光信号Aの電圧レベルを横軸にした電圧波形
図である。受光信号Aの電圧レベルが下位安定レベルL
以下のとき、加算信号Dは安定度信号Bに基づく電圧レ
ベルV0の信号S1となる。受光信号Aの電圧レベルが下
位安定レベルLと上位安定レベルH1の間にあるとき、
加算回路(5)に安定度信号Bと余裕度信号Cが出力さ
れないので、加算信号Dは電圧ゼロレベルの信号S2と
なる。受光信号Aの電圧レベルが上位安定レベルH1以
上のとき、加算信号Dは安定度信号Bに基づく電圧レベ
ルV0の信号S3となる。さらに、受光信号Aの電圧レベ
ルが余裕レベルH2以上のとき、加算信号Dは安定度信
号Bと余裕度信号Cを加算したものに相当して、電圧レ
ベル2V0の信号S4となる。FIG. 1B is a voltage waveform diagram in which the vertical axis indicates the voltage level of the addition signal D and the horizontal axis indicates the voltage level of the light receiving signal A. The voltage level of the light receiving signal A is the lower stable level L
In the following cases, the addition signal D becomes the signal S1 of the voltage level V0 based on the stability signal B. When the voltage level of the light receiving signal A is between the lower stable level L and the upper stable level H1,
Since the stability signal B and the margin signal C are not output to the addition circuit (5), the addition signal D is a signal S2 having a zero voltage level. When the voltage level of the light receiving signal A is equal to or higher than the upper stable level H1, the addition signal D becomes the signal S3 of the voltage level V0 based on the stability signal B. Further, when the voltage level of the light receiving signal A is equal to or higher than the margin level H2, the addition signal D corresponds to the sum of the stability signal B and the margin signal C, and becomes the signal S4 of the voltage level 2V0.
【0017】したがって、加算信号Dを電圧レベルで判
読すれば、出力端子(6)に安定度信号B及び余裕度信
号Cが出力されているか否かが分かる。例えば加算信号
Dを定電圧V0より小さい一定の比較レベルVt1と、定
電圧V0より大きく2V0より小さい一定の比較レベルV
t2で比較すると、加算信号Dの電圧レベルが比較レベル
Vt1未満のときは安定度信号B及び余裕度信号Cが出力
されず、加算信号Dの電圧レベルが比較レベルVt1と比
較レベルVt2の間にあるときは安定度信号Bだけが出力
され、加算信号Dの電圧レベルが比較レベルVt2以上の
ときは安定度信号Bと余裕度信号Cが出力されたと判断
できる。Therefore, if the addition signal D is read at the voltage level, it can be determined whether the stability signal B and the margin signal C are output to the output terminal (6). For example, the addition signal D is divided into a constant comparison level Vt1 smaller than the constant voltage V0 and a constant comparison level Vt larger than the constant voltage V0 and smaller than 2V0.
When comparing at t2, when the voltage level of the addition signal D is lower than the comparison level Vt1, the stability signal B and the margin signal C are not output, and the voltage level of the addition signal D is between the comparison level Vt1 and the comparison level Vt2. In some cases, only the stability signal B is output, and when the voltage level of the addition signal D is equal to or higher than the comparison level Vt2, it can be determined that the stability signal B and the margin signal C have been output.
【0018】以上のようにレベル評価回路(9)の集積
回路部品(7)の出力端子(6)は、従来2出力端子であ
ったものが1本となり、この端子数減少の分だけ集積回
路部品(7)が小形化され、光電スイッチが小形軽量化
される。As described above, the output terminal (6) of the integrated circuit component (7) of the level evaluation circuit (9) is changed from the conventional two-output terminal to one, and the integrated circuit is reduced by the number of terminals. The component (7) is reduced in size, and the photoelectric switch is reduced in size and weight.
【0019】集積回路部品(7)の1出力端子(6)に接
続されるレベル表示回路(9)は、安定動作表示手段(1
0)と余裕度表示手段(11)とで構成される。安定動作
表示手段(10)は例えば発光ダイオード(17)と第1F
ET(18)の直列回路であり、余裕度表示手段(11)も
発光ダイオード(19)と第2FET(20)の直列回路で
あり、第1と第2FET(18)(20)のゲートが出力端
子(6)に接続される。第1と第2FET(18)(20)
のしきい値は相違させてあり、第1FET(18)はゲー
トに印加される電圧レベルが上記の比較レベルVt1以上
のときに導通して発光ダイオード(17)を発光させ、第
2FET(20)はゲートに印加される電圧レベルが上記
の比較レベルVt2以上のときに導通して発光ダイオード
(19)を発光させる。The level display circuit (9) connected to one output terminal (6) of the integrated circuit component (7) includes a stable operation display means (1).
0) and a margin display means (11). The stable operation display means (10) includes, for example, a light emitting diode (17) and
ET (18) is a series circuit, and the margin display means (11) is also a series circuit of the light emitting diode (19) and the second FET (20), and the gates of the first and second FETs (18) and (20) are output. Connected to terminal (6). First and second FETs (18) (20)
The first FET (18) conducts when the voltage level applied to the gate is equal to or higher than the comparison level Vt1 to cause the light emitting diode (17) to emit light, and the second FET (20) Conducts when the voltage level applied to the gate is equal to or higher than the comparison level Vt2, causing the light emitting diode (19) to emit light.
【0020】すなわち、集積回路部品(7)の安定度検
出回路(3)から安定度信号Bが出力されて、出力端子
(6)に定電圧V0が印加されると、この定電圧V0で第
1FET(18)が導通して、安定動作表示用の発光ダイ
オード(17)が点灯する。このとき、出力端子(6)の
定電圧V0は比較レベルVt2より小さいので、第2FE
T(20)は導通せず、余裕度表示用発光ダイオード(1
9)は点灯しない。また、集積回路部品(7)の余裕度検
出回路(4)から余裕度信号Cが出力され、出力端子
(6)に余裕度信号Cと安定度信号Bの電圧を加算した
定電圧2V0が印加されると、この定電圧2V0で第1F
ET(18)と第2FET(20)が共に導通して、安定動
作表示用の発光ダイオード(17)と余裕度表示用の発光
ダイオード(19)が点灯する。That is, when the stability signal B is output from the stability detection circuit (3) of the integrated circuit component (7) and the constant voltage V0 is applied to the output terminal (6), the constant voltage V0 One FET (18) is turned on, and the light emitting diode (17) for stable operation display is turned on. At this time, since the constant voltage V0 of the output terminal (6) is smaller than the comparison level Vt2, the second FE
T (20) does not conduct and the light emitting diode (1
9) does not light. A margin signal C is output from the margin detection circuit (4) of the integrated circuit component (7), and a constant voltage 2V0 obtained by adding the voltage of the margin signal C and the stability signal B is applied to the output terminal (6). Then, at this constant voltage 2V0, the first F
Both the ET (18) and the second FET (20) conduct, and the light emitting diode (17) for displaying a stable operation and the light emitting diode (19) for displaying a margin are turned on.
【0021】[0021]
【発明の効果】本発明によれば、安定度検出回路と余裕
度検出回路の出力を加算回路で加算して1出力端子に出
力されるた加算信号を電圧レベルで判読することで、1
出力端子から安定度信号と余裕度信号が得られるので、
物品有無検出精度のレベル評価をする集積回路部品の出
力端子数が加算信号の出力端子だけに減少させることが
でき、この端子数の低減化により光電スイッチの小形軽
量化が容易となる。According to the present invention, the outputs of the stability detection circuit and the margin detection circuit are added by the addition circuit, and the addition signal output to one output terminal is read at the voltage level, whereby 1
Since a stability signal and a margin signal can be obtained from the output terminal,
The number of output terminals of the integrated circuit component for evaluating the level of the article presence / absence detection accuracy can be reduced to only the output terminal of the addition signal, and the reduction in the number of terminals facilitates the reduction in size and weight of the photoelectric switch.
【0022】また、加算回路の出力端子に安定動作表示
手段と余裕度表示手段を接続して、光電スイッチの安定
動作表示と余裕度表示をさせることにより、光電スイッ
チの動作状態の良不良が一目で明確に分かり、光電スイ
ッチの光軸合わせなどの作業が容易になる。Also, by connecting the stable operation display means and the margin display means to the output terminal of the adder circuit to display the stable operation display and the margin display of the photoelectric switch, the operational state of the photoelectric switch can be determined at a glance. The operation such as alignment of the optical axis of the photoelectric switch becomes easy.
【図1】図1(a)は本発明の一実施例を示す光電スイ
ッチ回路の要部のブロック図、図1(b)は図1(a)
光電スイッチにおける受光信号と加算信号の電圧波形図
である。FIG. 1A is a block diagram of a main part of a photoelectric switch circuit showing one embodiment of the present invention, and FIG. 1B is a block diagram of FIG.
It is a voltage waveform diagram of a light receiving signal and an addition signal in a photoelectric switch.
【図2】図2(a)は従来の光電スイッチのスイッチ回
路の要部のブロック図、図2(b)は図2(a)光電ス
イッチにおける受光信号の電圧レベル評価を説明するた
めの電圧レベル図である。FIG. 2A is a block diagram of a main part of a switch circuit of a conventional photoelectric switch, and FIG. 2B is a voltage for explaining voltage level evaluation of a light receiving signal in the photoelectric switch of FIG. 2A; It is a level diagram.
1 受光素子 3 安定度検出回路 4 余裕度検出回路 5 加算回路 6 出力端子 7 集積回路部品 10 安定動作表示手段 11 余裕度表示手段 A 受光信号 B 安定度信号 C 余裕度信号 D 加算信号 L 下位安定レベル H1 上位安定レベル H2 余裕レベル 1 Photodetector 3 Stability detection circuit 4 Margin detection circuit 5 Addition circuit 6 Output terminal 7 Integrated circuit component 10 Stable operation display means 11 Margin display means A Light reception signal B Stability signal C Margin signal D Addition signal L Lower stable Level H1 Upper stable level H2 Extra level
───────────────────────────────────────────────────── フロントページの続き (72)発明者 槙野 節夫 大阪府大阪市北区曽根崎2丁目1番12号 北陽電機株式会社内 (56)参考文献 特開 平1−320818(JP,A) 特開 昭57−36738(JP,A) (58)調査した分野(Int.Cl.7,DB名) H03K 17/78 ──────────────────────────────────────────────────続 き Continuation of the front page (72) Inventor Setsuo Makino 2-1-1-12 Sonezaki, Kita-ku, Osaka-shi, Osaka Hokuyo Electric Co., Ltd. (56) References JP-A-1-320818 (JP, A) JP-A 57-6738 (JP, A) (58) Fields investigated (Int. Cl. 7 , DB name) H03K 17/78
Claims (2)
所定の基準レベルを超える上位安定レベル以上、又は、
前記基準レベル未満の下位安定レベル以下のときに、光
電スイッチが安定した動作状態にあると判定して定電圧
の安定度信号を出力する安定度検出回路と、前記受光信
号の電圧レベルが前記上位安定レベルを超える所定の余
裕レベル以上のときに、光電スイッチがさらに安定した
動作状態にあると判定して前記安定度信号の定電圧を超
える定電圧の余裕度信号を出力する余裕度検出回路と、
前記安定度検出回路と余裕度検出回路の各出力信号を加
算した加算信号を出力端子に出力する加算回路を内蔵す
る集積回路部品を有することを特徴とする光電スイッ
チ。1. A voltage level of a light receiving signal from a light receiving element is equal to or higher than an upper stable level exceeding a predetermined reference level, or
A stability detection circuit that determines that the photoelectric switch is in a stable operation state and outputs a constant voltage stability signal when the lower level is equal to or lower than the lower stable level lower than the reference level; A margin detection circuit that determines that the photoelectric switch is in a more stable operation state and outputs a margin signal of a constant voltage exceeding the constant voltage of the stability signal when the margin is equal to or higher than a predetermined margin level exceeding the stability level; and ,
An optoelectronic switch comprising: an integrated circuit component including an adder circuit for outputting, to an output terminal, an added signal obtained by adding each output signal of the stability detection circuit and the margin detection circuit.
に接続され、この出力端子に出力される加算信号の電圧
レベルが、安定度検出回路の安定度信号の定電圧レベル
に相当するときに作動して、光電スイッチが安定した動
作状態にあることを表示をする安定動作表示手段と、出
力端子に出力される加算信号の電圧レベルが、安定度検
出回路の安定度信号に余裕度検出回路の余裕度信号を加
算した電圧レベルに相当するときに作動して、光電スイ
ッチがさらに安定した動作状態にあることを表示する余
裕度表示手段とを有することを特徴とする光電スイッ
チ。2. The circuit according to claim 1, wherein the voltage level of the added signal output to the output terminal corresponds to the constant voltage level of the stability signal of the stability detection circuit. And the stable operation display means for displaying that the photoelectric switch is in a stable operation state, and the voltage level of the addition signal output to the output terminal is detected by the stability signal of the stability detection circuit. A photoelectric switch comprising: a margin display unit that operates when the voltage level corresponds to a voltage level obtained by adding a circuit margin signal, and indicates that the photoelectric switch is in a more stable operation state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15661493A JP3359380B2 (en) | 1993-06-28 | 1993-06-28 | Photoelectric switch |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15661493A JP3359380B2 (en) | 1993-06-28 | 1993-06-28 | Photoelectric switch |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0715311A JPH0715311A (en) | 1995-01-17 |
| JP3359380B2 true JP3359380B2 (en) | 2002-12-24 |
Family
ID=15631586
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15661493A Expired - Fee Related JP3359380B2 (en) | 1993-06-28 | 1993-06-28 | Photoelectric switch |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3359380B2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2594231B2 (en) * | 1994-05-09 | 1997-03-26 | 日本ピラー工業株式会社 | Gland packing |
-
1993
- 1993-06-28 JP JP15661493A patent/JP3359380B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0715311A (en) | 1995-01-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR850001590A (en) | Ambient light and electronic noise reduction circuit | |
| US5107142A (en) | Apparatus for minimizing the reverse bias breakdown of emitter base junction of an output transistor in a tristate bicmos driver circuit | |
| JP2937504B2 (en) | Power supply monitoring circuit | |
| JP3203363B2 (en) | Peak detector | |
| JP3359380B2 (en) | Photoelectric switch | |
| KR0168053B1 (en) | Load connection state detector circuit | |
| KR960004456B1 (en) | Electronic device | |
| JPH03186770A (en) | Current detection circuit of mos type transistor for power | |
| KR910006953A (en) | Pulse Detection Circuit and Video Recorder Including the Circuit | |
| US5896050A (en) | Signal generating circuit and peak detection circuit | |
| JPH0260227A (en) | Signal input device | |
| US5471160A (en) | Sense amplifier including comparator | |
| US11223779B2 (en) | Image sensing device and operating method thereof | |
| KR960035645A (en) | Power Reduced Memory Differential Voltage Sense Amplifier and Power Reduction Method | |
| US5418484A (en) | Line fault detection system with a differential driver | |
| EP0350943A3 (en) | Semiconductor integrated circuit including output buffer | |
| JPS6041305A (en) | Overload detecting circuit | |
| JP3299466B2 (en) | Wiring path detector | |
| KR0116524Y1 (en) | Signal output circuit for sensor | |
| KR0154816B1 (en) | Output current limiting circuit | |
| KR970055227A (en) | Voltage sensor | |
| JP3063345B2 (en) | Saturation prevention circuit | |
| SU1670710A1 (en) | Non-contact track switch | |
| KR0158500B1 (en) | Far detection circuit of the auto-focus system of a camera | |
| KR920003805Y1 (en) | Magnetic reference voltage generator circuit of clamp amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20020826 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081011 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091011 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101011 Year of fee payment: 8 |
|
| LAPS | Cancellation because of no payment of annual fees |