[go: up one dir, main page]

JP2020031081A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2020031081A
JP2020031081A JP2018154026A JP2018154026A JP2020031081A JP 2020031081 A JP2020031081 A JP 2020031081A JP 2018154026 A JP2018154026 A JP 2018154026A JP 2018154026 A JP2018154026 A JP 2018154026A JP 2020031081 A JP2020031081 A JP 2020031081A
Authority
JP
Japan
Prior art keywords
electrode pad
semiconductor device
electrode
reinforcing layer
bump electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018154026A
Other languages
Japanese (ja)
Inventor
知晃 平
Tomoaki Taira
知晃 平
緒方 敏洋
Toshihiro Ogata
敏洋 緒方
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP2018154026A priority Critical patent/JP2020031081A/en
Publication of JP2020031081A publication Critical patent/JP2020031081A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H10W72/012

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Abstract

To provide a semiconductor device that does not increase manufacturing costs and does not break when a junction is formed.SOLUTION: A reinforcing layer 7 including an opening at the center is provided between an electrode pad 2 and a bump electrode 3 to securely connect the electrode pad and the bump electrode within the opening, and at the same time, an ultrasonic energy applied to the bump electrode, or a load is transmitted to the electrode pad via the reinforcing layer to prevent the electrode pad from being damaged.SELECTED DRAWING: Figure 1

Description

本発明は、半導体装置に関し、特に電極パッド上にバンプ電極を備えた半導体装置に関する。   The present invention relates to a semiconductor device, and more particularly, to a semiconductor device having a bump electrode on an electrode pad.

一般的な半導体装置のバンプ電極は、例えば図4に示すような構造となっており、半導体素子等が形成された基板1上に、図示しない配線に接続した電極パッド2が形成され、この電極パッド2上にバンプ電極3が形成されている。   A bump electrode of a general semiconductor device has a structure as shown in FIG. 4, for example. An electrode pad 2 connected to a wiring (not shown) is formed on a substrate 1 on which a semiconductor element and the like are formed. The bump electrode 3 is formed on the pad 2.

図4に示す構造のバンプ電極3は、例えば、バンプ製造用キャピラリを用いて金属ワイヤの先端に金属ボールを形成し、この金属ボールを電極パッド2に超音波を印加しながら圧着、あるいは熱圧着することで形成することができる。   The bump electrode 3 having the structure shown in FIG. 4 is formed, for example, by forming a metal ball on the tip of a metal wire using a capillary for bump production, and pressing the metal ball while applying ultrasonic waves to the electrode pad 2 or thermocompression bonding. Can be formed.

このとき、バンプ電極3が形成される領域にパッシベーション膜4が近接して配置されていると、バンプ電極3の形成工程でパッシベーション膜4に接触し、パッシベーション膜4にクラックが生じてしまい好ましくない。そのため、図4に示すように、パッシベーション膜4はバンプ電極3が形成される領域を大きく開口するように形成されている。   At this time, if the passivation film 4 is disposed close to the region where the bump electrode 3 is formed, the passivation film 4 contacts the passivation film 4 in the step of forming the bump electrode 3 and cracks are generated in the passivation film 4, which is not preferable. . Therefore, as shown in FIG. 4, the passivation film 4 is formed so as to greatly open a region where the bump electrode 3 is formed.

このような構造のバンプ電極は、図5に示すように実装基板5上の実装基板電極6に超音波を印加しながら圧着することで接合される。   As shown in FIG. 5, the bump electrodes having such a structure are joined by pressure bonding while applying ultrasonic waves to the mounting substrate electrodes 6 on the mounting substrate 5.

ところで、電極パッド2をアルミニウム(Al)、バンプ電極3を金(Au)で形成した場合、バンプ電極3を形成する際、あるいは実装基板5にバンプ電極3を接合させる際に、電極パッド2や電極パッド2の下側の基板1が破損してしまうという問題が発生した。   When the electrode pad 2 is formed of aluminum (Al) and the bump electrode 3 is formed of gold (Au), when the bump electrode 3 is formed, or when the bump electrode 3 is bonded to the mounting substrate 5, the electrode pad 2 There is a problem that the substrate 1 below the electrode pad 2 is damaged.

これは、バンプ電極3を形成する際に電極パッド2を構成するAlとバンプ電極3を構成するAuとが反応して合金化が進み、超音波のエネルギーを緩和したり、熱圧着の荷重を緩和する柔らかなアルミニウム層がなくなってしまうためと考えられる。   This is because, when the bump electrode 3 is formed, Al constituting the electrode pad 2 and Au constituting the bump electrode 3 react with each other to promote alloying, thereby reducing the energy of ultrasonic waves and reducing the load of thermocompression bonding. It is considered that the soft aluminum layer to be relaxed disappears.

この種の問題を解決するため、図6に示すように電極パッド2上にニッケル(Ni)−金メッキ層などからなる補強層7を形成する方法等が提案されている(特許文献1、図8)。しかし、補強層7を形成する工程が追加され製造コストが増加してしまう。   In order to solve this kind of problem, there has been proposed a method of forming a reinforcing layer 7 made of a nickel (Ni) -gold plating layer on the electrode pad 2 as shown in FIG. 6 (Patent Document 1, FIG. 8). ). However, a step of forming the reinforcing layer 7 is added, and the manufacturing cost increases.

特開2007−35918号公報JP 2007-35918 A

従来提案されている半導体装置では、補強材を形成するための製造工程を追加する必要があり、製造コストが増加してしまうという問題があった。本発明はこのような問題点を解消し、製造コストが増加せず、接合を形成する場合に破損することのない半導体装置を提供することを目的とする。   In the conventionally proposed semiconductor device, it is necessary to add a manufacturing process for forming the reinforcing material, and there is a problem that the manufacturing cost increases. SUMMARY OF THE INVENTION It is an object of the present invention to solve such a problem and to provide a semiconductor device which does not increase manufacturing cost and is not damaged when forming a junction.

上記目的を達成するため、本願請求項1に係る発明は、表面の一部を絶縁膜で保護した電極パッド上にバンプ電極を備えた半導体装置において、前記電極パッドと前記バンプ電極との間に絶縁材からなる補強層を備え、該補強層は、前記絶縁膜との間に前記電極パッドの表面を露出するとともに、中央部に前記電極パッドの表面を露出する開口部を備え、前記バンプ電極は、前記開口部内で前記電極パッドと接続し、前記補強層上に積層した構造であることを特徴とする。   In order to achieve the above object, the invention according to claim 1 of the present application is directed to a semiconductor device having a bump electrode on an electrode pad whose surface is partially protected by an insulating film, wherein the semiconductor device is provided between the electrode pad and the bump electrode. A reinforcing layer made of an insulating material, the reinforcing layer exposing a surface of the electrode pad between the insulating layer and the insulating film, and a central portion having an opening exposing a surface of the electrode pad; Has a structure in which the electrode is connected to the electrode pad in the opening and laminated on the reinforcing layer.

また本願請求項2に係る発明は、請求項1記載の半導体装置において、前記電極パッドがアルミニウムを含み、前記バンプ電極が金を含むことを特徴とする。   The invention according to claim 2 of the present application is the semiconductor device according to claim 1, wherein the electrode pad includes aluminum, and the bump electrode includes gold.

さらにまた本願請求項3に係る発明は、請求項1または2いずれか記載の半導体装置において、前記補強層は、前記電極パッドの表面の一部を保護する前記絶縁膜と同じ絶縁材で構成されていることを特徴とする。   Further, according to a third aspect of the present invention, in the semiconductor device according to any one of the first and second aspects, the reinforcing layer is made of the same insulating material as the insulating film for protecting a part of the surface of the electrode pad. It is characterized by having.

本発明の半導体装置は、電極パッドとバンプ電極との間に、中央に開口部を備えた補強層を設けることで、開口部内で電極パッドとバンプ電極を確実に接続すると同時に、バンプ電極に印加される超音波エネルギーあるいは荷重が、補強層を介して電極パッドに伝搬するため、電極パッドの破損を防止することができる。特に超音波エネルギーが印加される場合、ドーナツ形状の補強膜が電極パッドの表面と平行な方向の振動を制限する機能を果たし、電極パッドの破損を防止することができる。   According to the semiconductor device of the present invention, by providing a reinforcing layer having an opening in the center between the electrode pad and the bump electrode, the electrode pad and the bump electrode are securely connected in the opening, and the voltage is applied to the bump electrode. The applied ultrasonic energy or load propagates to the electrode pad via the reinforcing layer, so that damage to the electrode pad can be prevented. In particular, when ultrasonic energy is applied, the doughnut-shaped reinforcing film functions to limit vibration in a direction parallel to the surface of the electrode pad, thereby preventing damage to the electrode pad.

本発明の補強層は、半導体装置の表面を保護する絶縁膜と分離して形成されているため、バンプ電極に印加される超音波エネルギーや荷重によりクラック等のダメージが生じた場合でも、半導体装置の表面を保護する絶縁膜にそのダメージが伝搬しないため、半導体装置の耐湿性低下を招くこともない。   Since the reinforcing layer of the present invention is formed separately from the insulating film that protects the surface of the semiconductor device, even if damage such as a crack occurs due to ultrasonic energy or a load applied to the bump electrode, the semiconductor device is not damaged. Since the damage does not propagate to the insulating film for protecting the surface of the semiconductor device, the moisture resistance of the semiconductor device is not reduced.

また電極パッドにアルミニウムを含み、バンプ電極に金を含む場合、その接合部でアルミニウムと金との合金化が進む場合でも、本発明の半導体装置によれば、合金化される領域は狭い領域に限られ、超音波エネルギーあるいは荷重は、補強層とその下の合金化されずに残るアルミニウム層に伝搬するため、電極パッドの破損を効果的に防止することが可能となる。   Further, when the electrode pad contains aluminum and the bump electrode contains gold, even when alloying of aluminum and gold proceeds at the joint, according to the semiconductor device of the present invention, the area to be alloyed is a narrow area. Since the ultrasonic energy or the load is limited and propagates to the reinforcing layer and the aluminum layer which remains thereunder without being alloyed, it is possible to effectively prevent the electrode pad from being damaged.

本発明の補強層は、半導体装置の表面保護のため形成する絶縁膜と同じ絶縁材で構成することもでき、同時にパターニング構成することが可能となり、製造コストを抑えることができる。   The reinforcing layer of the present invention can be made of the same insulating material as the insulating film formed for protecting the surface of the semiconductor device, and can be patterned at the same time, so that the manufacturing cost can be reduced.

また補強層を備えることで、横方向のバンプ電極の変形が抑えられ、バンプ電極の高さを維持することもできる。   Further, by providing the reinforcing layer, the deformation of the bump electrode in the horizontal direction is suppressed, and the height of the bump electrode can be maintained.

本発明の半導体装置の説明図である。FIG. 3 is an explanatory diagram of a semiconductor device of the present invention. 本発明の半導体装置の製造方法を説明する図である。FIG. 4 is a diagram illustrating a method for manufacturing a semiconductor device according to the present invention. 本発明の半導体装置の実装基板への実装構造を説明する図である。FIG. 3 is a diagram illustrating a mounting structure of the semiconductor device of the present invention on a mounting substrate. 従来の半導体装置の説明図である。FIG. 11 is an explanatory diagram of a conventional semiconductor device. 従来の半導体装置の実装構造の説明図である。It is an explanatory view of a mounting structure of a conventional semiconductor device. 従来の別の半導体装置の説明図である。FIG. 11 is an explanatory diagram of another conventional semiconductor device.

本発明の半導体装置は、表面を保護する絶縁膜(パッシベーション膜)と分離し中央部に開口部を備えた補強層を介して電極パッドとバンプ電極を接合する構成としている。このように構成することで、バンプ電極に印加される超音波エネルギーあるいは荷重は、補強層とその下に合金化されずに残るアルミニウムを介して電極パッドに印加されるため、電極パッドの破損を防止することができる。また補強層は表面を保護する絶縁膜と分離しているため、バンプ電極に印加される超音波エネルギー等によってダメージ(クラック)が入ったとしても、そのダメージは表面を保護する絶縁膜に伝搬することがなく、半導体装置の耐湿性の低下を招くこともない。以下、本発明の実施例について詳細に説明する。   The semiconductor device of the present invention has a configuration in which an electrode pad and a bump electrode are joined via a reinforcing layer having an opening in the center, separated from an insulating film (passivation film) for protecting the surface. With this configuration, the ultrasonic energy or the load applied to the bump electrode is applied to the electrode pad via the reinforcing layer and the aluminum remaining without being alloyed under the reinforcing layer. Can be prevented. Further, since the reinforcing layer is separated from the insulating film for protecting the surface, even if damage (cracks) is caused by ultrasonic energy applied to the bump electrode, the damage propagates to the insulating film for protecting the surface. This does not cause a decrease in the moisture resistance of the semiconductor device. Hereinafter, embodiments of the present invention will be described in detail.

本発明の第1の実施例について説明する。図1は本発明の第1の実施例の半導体装置である。図4に示す従来の半導体装置と比較して、補強層7を備えている点が相違する。また図6に示す従来の補強層7と異なり、絶縁膜からなり、パッシベーション膜4と接触することなく、電極パッド2上に配置されている。また中央部に電極パッド2の表面を露出するような開口部を備えており、この開口部内でバンプ電極3が電極パッド2と接触する構造となっている。さらに補強膜7上にバンプ電極3が積層した構造となっている。   A first embodiment of the present invention will be described. FIG. 1 shows a semiconductor device according to a first embodiment of the present invention. The difference from the conventional semiconductor device shown in FIG. 4 is that a reinforcing layer 7 is provided. Unlike the conventional reinforcing layer 7 shown in FIG. 6, the reinforcing layer 7 is made of an insulating film and is arranged on the electrode pad 2 without contacting the passivation film 4. Further, an opening is provided at the center to expose the surface of the electrode pad 2, and the bump electrode 3 is in contact with the electrode pad 2 in this opening. Further, the structure is such that the bump electrodes 3 are stacked on the reinforcing film 7.

このような補強層7は、次のように形成することができる。まず通常の半導体装置の製造工程に従い、基板1上に所望の配線に接続した電極パッド2を形成する(図2a)。   Such a reinforcing layer 7 can be formed as follows. First, an electrode pad 2 connected to a desired wiring is formed on a substrate 1 according to a normal semiconductor device manufacturing process (FIG. 2A).

表面保護のため、絶縁膜からなるパッシベーション膜で全面を被覆する。パッシベーション膜は、半導体装置の製造工程で使用される絶縁膜を適宜選択すれば良い。その後、電極パッド2の表面を露出させる。このとき同時に、パッシベーション膜4の開口内に、補強膜7を形成する。この補強膜7は、パッシベーション膜4から離間し、電極パッド2のバンプ電極形成予定領域の中央部を開口する開口部8を備える構造とする(図2b)。この開口部8の大きさは、後述するバンプ電極3と十分な接合強度を保つことができるよう適宜設定すればよい。   To protect the surface, the entire surface is covered with a passivation film made of an insulating film. As the passivation film, an insulating film used in a manufacturing process of a semiconductor device may be appropriately selected. After that, the surface of the electrode pad 2 is exposed. At this time, the reinforcement film 7 is formed in the opening of the passivation film 4 at the same time. The reinforcing film 7 is separated from the passivation film 4 and has a structure including an opening 8 that opens a central portion of a region where the bump electrode is to be formed of the electrode pad 2 (FIG. 2B). The size of the opening 8 may be appropriately set so that sufficient bonding strength with the bump electrode 3 described later can be maintained.

その後、通常の金属ワイヤを用いたワイヤボンディング法によりバンプ電極3を形成する(図2c)。具体的には、金属ワイヤの先端に金属ボールを形成し、この金属ボールを電極パッド2に超音波を印加しながら押圧する。その結果、金属ボールの先端が変形して、開口部8内に入り込み、電極パッド2と接合する。金属ボールの一部は、補強膜7上に積層する構造となる。   After that, the bump electrode 3 is formed by a wire bonding method using a normal metal wire (FIG. 2C). Specifically, a metal ball is formed at the tip of a metal wire, and the metal ball is pressed while applying ultrasonic waves to the electrode pad 2. As a result, the tip of the metal ball is deformed, enters the opening 8, and joins the electrode pad 2. Part of the metal ball has a structure of being laminated on the reinforcing film 7.

ところで、電極パッド2がアルミニウムあるいはアルミニウムを主成分とする材料からなり、金属ワイヤが金あるいは金を主成分とする材料からなるとき、アルミニウムと金とが合金化する。しかし本発明では、バンプ電極3の下に補強層7と合金化しないアルミニウムからなる電極パッド2が存在するため、超音波を印加して接合を形成しても電極パッド2や基板1が破損に至ることはない。   When the electrode pad 2 is made of aluminum or a material containing aluminum as a main component, and the metal wire is made of gold or a material containing gold as a main component, aluminum and gold are alloyed. However, in the present invention, since the electrode pad 2 made of aluminum that does not alloy with the reinforcing layer 7 exists under the bump electrode 3, the electrode pad 2 and the substrate 1 may be damaged even when a bond is formed by applying ultrasonic waves. Will not lead.

同様に、実装基板5の実装基板電極6に超音波を印加しながら圧着することで接合を形成する場合も、バンプ電極3から補強層7と合金化しないアルミニウムからなる電極パッド2が存在するため、電極パッド2や基板1が破損に至ることはない。   Similarly, when bonding is performed by applying pressure while applying ultrasonic waves to the mounting substrate electrode 6 of the mounting substrate 5, the electrode pad 2 made of aluminum that does not alloy with the reinforcing layer 7 from the bump electrode 3 exists. Thus, the electrode pad 2 and the substrate 1 are not damaged.

以上本発明の実施例について説明したが、本発明は上記実施例に限定されるものでないことは言うまでもない。例えば、上記実施例では超音波を印加しながら接合を形成する場合の電極パッドの破損防止について説明したが、超音波を印加せず、熱圧着による接合形成の場合も電極パッドの破損を防止することができる。   Although the embodiments of the present invention have been described above, it goes without saying that the present invention is not limited to the above embodiments. For example, in the above-described embodiment, the prevention of damage to the electrode pad in the case of forming a bond while applying ultrasonic waves was described. However, the application of ultrasonic waves also prevents the damage of the electrode pad in the case of bonding by thermocompression bonding. be able to.

1:基板、2:電極パッド、3:バンプ電極、4:パッシベーション膜、5:実装基板、6:実装基板電極、7:補強層、8:開口部 1: substrate, 2: electrode pad, 3: bump electrode, 4: passivation film, 5: mounting substrate, 6: mounting substrate electrode, 7: reinforcing layer, 8: opening

Claims (3)

表面の一部を絶縁膜で保護した電極パッド上にバンプ電極を備えた半導体装置において、
前記電極パッドと前記バンプ電極との間に絶縁材からなる補強層を備え、
該補強層は、前記絶縁膜との間に前記電極パッドの表面を露出するとともに、中央部に前記電極パッドの表面を露出する開口部を備え、
前記バンプ電極は、前記開口部内で前記電極パッドと接続し、前記補強層上に積層した構造であることを特徴とする半導体装置。
In a semiconductor device having a bump electrode on an electrode pad partially protected by an insulating film,
A reinforcing layer made of an insulating material is provided between the electrode pad and the bump electrode,
The reinforcing layer exposes a surface of the electrode pad between the insulating layer and the insulating film, and has an opening exposing a surface of the electrode pad in a central portion,
The semiconductor device according to claim 1, wherein the bump electrode is connected to the electrode pad in the opening and stacked on the reinforcing layer.
請求項1記載の半導体装置において、前記電極パッドがアルミニウムを含み、前記バンプ電極が金を含むことを特徴とする半導体装置。   2. The semiconductor device according to claim 1, wherein said electrode pad includes aluminum, and said bump electrode includes gold. 請求項1または2いずれか記載の半導体装置において、前記補強層は、前記電極パッドの表面の一部を保護する前記絶縁膜と同じ絶縁材で構成されていることを特徴とする半導体装置。   3. The semiconductor device according to claim 1, wherein the reinforcing layer is made of the same insulating material as the insulating film that protects a part of the surface of the electrode pad.
JP2018154026A 2018-08-20 2018-08-20 Semiconductor device Pending JP2020031081A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2018154026A JP2020031081A (en) 2018-08-20 2018-08-20 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018154026A JP2020031081A (en) 2018-08-20 2018-08-20 Semiconductor device

Publications (1)

Publication Number Publication Date
JP2020031081A true JP2020031081A (en) 2020-02-27

Family

ID=69622782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018154026A Pending JP2020031081A (en) 2018-08-20 2018-08-20 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2020031081A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024116844A1 (en) * 2022-12-02 2024-06-06 パナソニックIpマネジメント株式会社 Semiconductor device, and manufacturing method for same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06326107A (en) * 1993-05-12 1994-11-25 Rohm Co Ltd Semiconductor element
JP2005019493A (en) * 2003-06-24 2005-01-20 Renesas Technology Corp Semiconductor device
JP2007019473A (en) * 2005-06-10 2007-01-25 Nec Electronics Corp Semiconductor device
US20160358868A1 (en) * 2015-06-05 2016-12-08 Inotera Memories, Inc. Connector structure and manufacturing method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06326107A (en) * 1993-05-12 1994-11-25 Rohm Co Ltd Semiconductor element
JP2005019493A (en) * 2003-06-24 2005-01-20 Renesas Technology Corp Semiconductor device
JP2007019473A (en) * 2005-06-10 2007-01-25 Nec Electronics Corp Semiconductor device
US20160358868A1 (en) * 2015-06-05 2016-12-08 Inotera Memories, Inc. Connector structure and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024116844A1 (en) * 2022-12-02 2024-06-06 パナソニックIpマネジメント株式会社 Semiconductor device, and manufacturing method for same

Similar Documents

Publication Publication Date Title
US5793108A (en) Semiconductor integrated circuit having a plurality of semiconductor chips
US8227341B2 (en) Semiconductor device and method of manufacturing the same
US6551854B2 (en) Semiconductor device having bump electrodes and method of manufacturing the same
JP2002110898A (en) Semiconductor device
US20090174061A1 (en) Semiconductor Device
JP2014056917A (en) Power semiconductor device and power semiconductor device manufacturing method
US20100181675A1 (en) Semiconductor package with wedge bonded chip
JP2006310630A (en) Optical semiconductor device and optical semiconductor device manufacturing method
JP2011222738A (en) Method of manufacturing semiconductor device
JPWO2014024796A1 (en) Semiconductor device and manufacturing method thereof
JP2020031081A (en) Semiconductor device
WO2010029659A1 (en) Semiconductor device and method for manufacturing the same
JP4646789B2 (en) Semiconductor device
JP2007053130A (en) Joining structure and joining method
JP2016134547A (en) Semiconductor device
JP3243076U (en) Chip package bump structure to improve wire bonding durability
JP2007214238A (en) Semiconductor device and manufacturing method thereof
JP2008098285A (en) Semiconductor device
JP4668608B2 (en) Semiconductor chip, semiconductor device using the same, and semiconductor chip manufacturing method
JP2001298041A (en) Electrode structure of semiconductor device
JP2007059867A (en) Semiconductor device
JP2008010778A (en) Semiconductor device
JP2006295548A (en) Surface acoustic wave device
JP2001308139A (en) Electrode structure of semiconductor device
JP2024132488A (en) Bonding layer and bonding structure

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210629

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20220531

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220614

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220727

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220809

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20221129