[go: up one dir, main page]

JP2008270239A - Multilayer printed wiring board - Google Patents

Multilayer printed wiring board Download PDF

Info

Publication number
JP2008270239A
JP2008270239A JP2007106816A JP2007106816A JP2008270239A JP 2008270239 A JP2008270239 A JP 2008270239A JP 2007106816 A JP2007106816 A JP 2007106816A JP 2007106816 A JP2007106816 A JP 2007106816A JP 2008270239 A JP2008270239 A JP 2008270239A
Authority
JP
Japan
Prior art keywords
line
hole
transmission
connection line
characteristic impedance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007106816A
Other languages
Japanese (ja)
Other versions
JP4912204B2 (en
Inventor
Satoshi Ikeda
聡 池田
Kenichi Higashiura
健一 東浦
Akihiro Tanaka
顕裕 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Aica Kogyo Co Ltd
Original Assignee
Aica Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aica Kogyo Co Ltd filed Critical Aica Kogyo Co Ltd
Priority to JP2007106816A priority Critical patent/JP4912204B2/en
Publication of JP2008270239A publication Critical patent/JP2008270239A/en
Application granted granted Critical
Publication of JP4912204B2 publication Critical patent/JP4912204B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

【課題】伝送線路の特性インピーダンス及び信号伝送用スルーホールの特性インピーダンスが不整合であっても、伝送線路全体の特性インピーダンスが場所によって不整合とならない多層プリント配線板を提供する。
【解決手段】特性インピーダンスがZ(Ω)に設定された第1伝送線路10と、第1伝送線路10に接続された第1接続線路12と、特性インピーダンスがZ(Ω)に設定された第2伝送線路11と、第2伝送線路11に接続された第2接続線路13と、第1接続線路12及び第2接続線路13に接続された信号伝送用スルーホール14と、を有し、第1接続線路12と信号伝送用スルーホール14と第2接続線路13とからなるスルーホール近傍線路15の長さが式により算出されるL(mm)に設定されており、さらに第1接続線路12及び第2接続線路13の特性インピーダンスが、ともに式により算出されたZ(Ω)に設定された多層プリント配線板である。
【選択図】図1
Provided is a multilayer printed wiring board in which even if the characteristic impedance of a transmission line and the characteristic impedance of a signal transmission through hole are mismatched, the characteristic impedance of the entire transmission line is not mismatched depending on the location.
A characteristic impedance between the first transmission line 10 which is set to Z 0 (Omega), the first connection line 12 connected to the first transmission line 10, the characteristic impedance is set to Z 0 (Ω) A second transmission line 11, a second connection line 13 connected to the second transmission line 11, and a signal transmission through hole 14 connected to the first connection line 12 and the second connection line 13. The length of the through-hole vicinity line 15 composed of the first connection line 12, the signal transmission through-hole 14, and the second connection line 13 is set to L (mm) calculated by the equation, and the first connection Both are the multilayer printed wiring boards in which the characteristic impedance of the line 12 and the second connection line 13 is set to Z 1 (Ω) calculated by the equation.
[Selection] Figure 1

Description

本発明は、信号伝送用スルーホールにより接続された伝送線路を有する多層プリント配線板に関し、詳しくは、伝送線路の特性インピーダンスと、信号伝送用スルーホールの特性インピーダンスとが不整合であっても、信号伝送用スルーホールを含む伝送線路全体の特性インピーダンスの整合をとることができる多層プリント配線板に関する。   The present invention relates to a multilayer printed wiring board having a transmission line connected by a signal transmission through hole, and more specifically, even if the characteristic impedance of the transmission line and the characteristic impedance of the signal transmission through hole are mismatched, The present invention relates to a multilayer printed wiring board capable of matching the characteristic impedance of the entire transmission line including a through hole for signal transmission.

この種の多層プリント配線板において、信号品質を考慮されない信号伝送用スルーホールの特性インピーダンスは、これに接続されている伝送線路の特性インピーダンスと比較すると、小さいものであったり、場合によっては大きかったりするのが現状である。この場合、伝送線路と信号伝送用スルーホールとの接続点において伝送信号の反射が生じ、伝送信号の伝送品質の低下となる。   In this type of multilayer printed wiring board, the characteristic impedance of the signal transmission through-hole, where the signal quality is not taken into consideration, is small compared to the characteristic impedance of the transmission line connected to the signal transmission hole. The current situation is to do. In this case, the transmission signal is reflected at the connection point between the transmission line and the signal transmission through hole, resulting in a decrease in the transmission quality of the transmission signal.

そこで、信号伝送用スルーホールの特性インピーダンスを、これに接続された伝送線路の特性インピーダンスに整合させるよう設定する技術として、信号伝送用スルーホールの周囲に設置電位となる付加物を設けるという技術がある(特許文献1及び特許文献2を参照)。 Therefore, as a technique for setting the characteristic impedance of the signal transmission through hole to match the characteristic impedance of the transmission line connected to the signal transmission through hole, there is a technique of providing an additional material as an installation potential around the signal transmission through hole. Yes (see Patent Document 1 and Patent Document 2).

しかし、これら技術は信号伝送用スルーホールの周囲に付加物を設けるものであるため、多層プリント配線板を高密度配線させようとすると、これら付加物が障壁となる。また、付加物を微細構造としなければならない場合は、製造上の困難さも増大する。   However, since these techniques provide an additive around the signal transmission through-hole, when the multilayer printed wiring board is intended to be densely wired, the additive becomes a barrier. Also, if the adduct must have a fine structure, the manufacturing difficulty increases.

そこで、信号伝送用スルーホールの周囲に付加物を設けずに信号伝送用スルーホール及び伝送線路の特性インピーダンスを整合させる技術として、信号伝送用スルーホールに接続された伝送線路において、信号伝送用スルーホールの近傍部分の形状を工夫することにより、信号伝送用スルーホール及び近傍部分からなる部位の特性インピーダンスと、伝送線路の特性インピーダンスとを整合させるという技術がある(特許文献3及び特許文献4を参照)。   Therefore, as a technique for matching the characteristic impedance of the signal transmission through hole and the transmission line without providing any additional material around the signal transmission through hole, the signal transmission through hole is connected to the signal transmission through hole. By devising the shape of the vicinity of the hole, there is a technique of matching the characteristic impedance of the part composed of the signal transmission through hole and the vicinity with the characteristic impedance of the transmission line (see Patent Document 3 and Patent Document 4). reference).

特許文献3には、スルーホール及び平面回路からなるスルーホール接続部を有する多層プリント配線板であって、スルーホール接続部の平面回路にスルーホール接続部の特性インピーダンスを調整するための整合調整用平面回路が設けられている多層プリント配線板が記載されている。この整合調整用平面回路は、整合調整用伝送線路及びこの整合調整用伝送線路の他端に接続されたスタブからなるか、または、少なくとも2種類以上の異なった線路幅の直列接続された複数の整合調整用伝送線路からなる。この発明によれば、これらの幅と長さとを適宜設定することにより、スルーホール接続部の特性インピーダンスと、伝送線路の特性インピーダンスとを整合させることができる。 Patent Document 3 discloses a multilayer printed wiring board having a through-hole connection portion composed of a through-hole and a planar circuit, for matching adjustment for adjusting the characteristic impedance of the through-hole connection portion to the planar circuit of the through-hole connection portion. A multilayer printed wiring board provided with a planar circuit is described. The planar circuit for matching adjustment includes a transmission line for matching adjustment and a stub connected to the other end of the transmission line for matching adjustment, or a plurality of serially connected plural lines having at least two different line widths. It consists of a transmission line for matching adjustment. According to the present invention, the characteristic impedance of the through-hole connecting portion and the characteristic impedance of the transmission line can be matched by appropriately setting these widths and lengths.

また、特許文献4には、伝送線路に広幅部と狭幅部とが設けられており、狭幅部の長さを特定の設定範囲に設定することにより、スルーホール近傍での特性インピーダンスの低下を防止できる多層プリント配線板が記載されている。   In Patent Document 4, the transmission line is provided with a wide portion and a narrow portion, and by setting the length of the narrow portion to a specific setting range, the characteristic impedance near the through hole is reduced. A multilayer printed wiring board capable of preventing the above is described.

特開平05−206678号公報Japanese Patent Laid-Open No. 05-206678 特開平11−150371号公報Japanese Patent Laid-Open No. 11-150371 特開2001−308547号公報JP 2001-308547 A 特開2006−211070号公報JP 2006-211070 A

上記特許文献3や特許文献4に記載の技術によれば、製造上の困難性も小さく、高密度配線にも対応させることができる。しかしながら、これら技術においては、種々の構成に対する最適の設定値を与えるための手法は明示されていない。そのため、その最適の設定値を得るには試行錯誤によるしかなく、適切な設定値を得るのは容易でない。   According to the techniques described in Patent Document 3 and Patent Document 4, manufacturing difficulty is small and high-density wiring can be handled. However, in these techniques, a method for giving an optimum set value for various configurations is not clearly described. Therefore, obtaining the optimal setting value is only by trial and error, and it is not easy to obtain an appropriate setting value.

そこで本発明は、信号伝送用スルーホールにより接続された伝送線路を有する多層プリント配線板において、伝送線路の特性インピーダンスと、信号伝送用スルーホールの特性インピーダンスとが不整合であっても、信号伝送用スルーホールを含む伝送線路全体の特性インピーダンスの整合をとることができ、そのための適切な設定値を容易に得ることができる多層プリント配線板を提供することを課題とする。   Therefore, the present invention provides a multilayer printed wiring board having transmission lines connected by signal transmission through holes, even if the characteristic impedance of the transmission lines and the characteristic impedance of the signal transmission through holes are mismatched. It is an object of the present invention to provide a multilayer printed wiring board that can match the characteristic impedance of the entire transmission line including the through-hole for use and can easily obtain an appropriate set value for the matching.

上記課題解決のための請求項1に記載の発明は、一方の面に特性インピーダンスがZ(Ω)に設定された第1伝送線路及び上記第1伝送線路に接続された第1接続線路が設けられ、他方の面に特性インピーダンスがZ(Ω)に設定された第2伝送線路及び上記第2伝送線路に接続された第2接続線路が設けられ、さらに、上記第1接続線路及び上記第2接続線路が信号伝送用スルーホールで接続された多層プリント配線板である。 The invention according to claim 1 for solving the above-described problem is that a first transmission line whose characteristic impedance is set to Z 0 (Ω) on one surface and a first connection line connected to the first transmission line are provided. A second transmission line having a characteristic impedance set to Z 0 (Ω) and a second connection line connected to the second transmission line are provided on the other surface; The second connection line is a multilayer printed wiring board in which signal transmission through holes are connected.

詳しくは、上記多層プリント配線板は、上記第1接続線路と上記信号伝送用スルーホールと上記第2接続線路とからなるスルーホール近傍線路の長さが請求項1に記載の式(1)及び(2)により算出されるL(mm)に設定されており、さらに、上記第1接続線路及び上記第2接続線路の特性インピーダンスが、ともに請求項1に記載の式(3)により算出されたZ(Ω)となるよう設定されていることを特徴とする。 Specifically, in the multilayer printed wiring board, the length of the through-hole vicinity line composed of the first connection line, the signal transmission through-hole, and the second connection line has the length (1) according to claim 1 and It is set to L (mm) calculated by (2), and the characteristic impedances of the first connection line and the second connection line are both calculated by the equation (3) according to claim 1. It is set to be Z 1 (Ω).

請求項1に記載の多層プリント配線板は、スルーホール近傍線路の特性インピーダンスを第1伝送線路及び第2伝送線路の特性インピーダンスに容易に整合させることができる。すなわち、伝送線路の特性インピーダンスと、信号伝送用スルーホールの特性インピーダンスとが不整合であっても、伝送線路全体の特性インピーダンスが場所によって不整合とならず、さらに、そのための適切な設定値を容易に得ることができる。   The multilayer printed wiring board according to claim 1 can easily match the characteristic impedance of the line near the through hole to the characteristic impedance of the first transmission line and the second transmission line. In other words, even if the characteristic impedance of the transmission line and the characteristic impedance of the signal transmission through-hole are mismatched, the characteristic impedance of the entire transmission line is not mismatched depending on the location. Can be easily obtained.

本発明の実施形態を、図面を参照して説明する。図1は、本発明の多層プリント配線板に設けられた信号伝送用スルーホール14の近傍を拡大して見た図である。詳しくは、図1を参照すると、この多層プリント配線板の一方の面には、特性インピーダンスがZ(Ω)に設定された第1伝送線路10及びこの第1伝送線路10に接続された第1接続線路12が設けられており、また、他方の面には特性インピーダンスが同じくZ(Ω)に設定された第2伝送線路11及びこの第2伝送線路11に接続された第2接続線路13が設けられている。さらに、第1接続線路12及び第2接続線路13は信号伝送用スルーホール14で接続されている。実際の多層プリント配線板では、第1伝送線路10、第1接続線路12、第2接続線路13及び第2伝送線路11の上はソルダーレジストで被覆されている。図1ではこのソルダーレジストは記載していない。 Embodiments of the present invention will be described with reference to the drawings. FIG. 1 is an enlarged view of the vicinity of a signal transmission through hole 14 provided in a multilayer printed wiring board of the present invention. Specifically, referring to FIG. 1, a first transmission line 10 having a characteristic impedance set to Z 0 (Ω) and a first transmission line 10 connected to the first transmission line 10 are provided on one surface of the multilayer printed wiring board. 1 connection line 12 is provided, and on the other side, the second transmission line 11 whose characteristic impedance is also set to Z 0 (Ω) and the second connection line connected to the second transmission line 11 are provided. 13 is provided. Further, the first connection line 12 and the second connection line 13 are connected by a signal transmission through hole 14. In the actual multilayer printed wiring board, the first transmission line 10, the first connection line 12, the second connection line 13, and the second transmission line 11 are covered with a solder resist. In FIG. 1, this solder resist is not shown.

図2は、この多層プリント配線板を図1におけるA−A線で切断した断面を模式的に示した図である。なお、この図2においては、上述のソルダーレジスト及び内層に形成されている配線は記載していない。図2において、第1接続線路12、信号伝送用スルーホール14及び第2接続線路13とからなる伝送線路をスルーホール近傍線路15と称することとする。このスルーホール近傍線路15の長さは、下記式(1)及び(2)により算出されるL(mm)に設定されている。さらに、第1接続線路12及び第2接続線路13の特性インピーダンスが、ともに下記式(3)により算出されたZ(Ω)となるよう設定されている。 FIG. 2 is a diagram schematically showing a cross section of the multilayer printed wiring board taken along line AA in FIG. In FIG. 2, the solder resist and the wiring formed in the inner layer are not shown. In FIG. 2, a transmission line including the first connection line 12, the signal transmission through hole 14, and the second connection line 13 is referred to as a through-hole near line 15. The length of the through-hole vicinity line 15 is set to L (mm) calculated by the following formulas (1) and (2). Furthermore, the characteristic impedances of the first connection line 12 and the second connection line 13 are both set to be Z 1 (Ω) calculated by the following equation (3).

=0.35/f ・・・(1)
L=(T・C)/(n・√ε) ・・・(2)
:信号伝送用スルーホール14を流れる信号の立ち上り時間(s)
:信号伝送用スルーホール14を流れる信号の周波数成分(Hz)
:光速度
n:集中定数として扱う事ができる長さを規定する定数(3.5〜10)
ε:絶縁層の比誘電率

Figure 2008270239
th:信号伝送用スルーホール14の長さ(mm)
:第1接続線路12及び第2接続線路13の長さ(mm)であって、下記式により算出する。
≦(L−lth)/2
th:信号伝送用スルーホール14の特性インピーダンス(Ω) T r = 0.35 / f s ··· (1)
L = (T r · C 0 ) / (n · √ε r ) (2)
T r : rise time (s) of the signal flowing through the signal transmission through hole 14
f s : frequency component (Hz) of signal flowing through signal transmission through hole 14
C 0 : Light speed n: Constant (3.5 to 10) that defines the length that can be treated as a concentrated constant
ε r : dielectric constant of insulating layer
Figure 2008270239
l th : Length of signal transmission through hole 14 (mm)
l 1 is the length (mm) of the first connection line 12 and the second connection line 13 and is calculated by the following equation.
l 1 ≦ (L− l th ) / 2
Z th : Characteristic impedance (Ω) of through hole 14 for signal transmission

なお、図1では、第1接続線路12及び第2接続線路13の幅は、それぞれ、第1伝送線路10及び第2伝送線路11の幅よりも小さくなっている。Zth<Zである場合、このような形態となる。 In FIG. 1, the widths of the first connection line 12 and the second connection line 13 are smaller than the widths of the first transmission line 10 and the second transmission line 11, respectively. This is the case when Z th <Z 0 .

一方、Zth>Zの場合は、図3に示すように、第1接続線路12及び第2接続線路13の幅は、それぞれ、第1伝送線路10及び第2伝送線路11の幅よりも大きい形態となる。 On the other hand, when Z th > Z 0 , the widths of the first connection line 12 and the second connection line 13 are larger than the widths of the first transmission line 10 and the second transmission line 11, respectively, as shown in FIG. It becomes a big form.

絶縁層の誘電率が4.7、信号伝送用スルーホール14の長さが1.60mm、第1伝送線路10及び第2伝送線路11の特性インピーダンスZが50Ωの多層プリント配線板において、信号伝送用スルーホール14の特性インピーダンスZthが45.6Ωであった。 In a multilayer printed wiring board in which the dielectric constant of the insulating layer is 4.7, the length of the through hole 14 for signal transmission is 1.60 mm, and the characteristic impedance Z 0 of the first transmission line 10 and the second transmission line 11 is 50Ω, characteristic impedance Z th transmission through hole 14 was 45.6Omu.

この信号伝送用スルーホール14に周波数が4GHzの信号を流すと、信号伝送用スルーホール14を流れる信号の立ち上り時間T(s)は
=0.35/(4×10)=87.5×10−12=87.5ps
である。
ゆえに、このときのスルーホール近傍線路15の長さLは、n=4として、
L=(87.5×10−12×3.0×10)/(4×√(4.7))
=3.03×10−3(m)
=3.03(mm)
となる。
When a signal with a frequency of 4 GHz is passed through the signal transmission through hole 14, the rise time T r (s) of the signal flowing through the signal transmission through hole 14 is T r = 0.35 / (4 × 10 9 ) = 87. .5 × 10 −12 = 87.5 ps
It is.
Therefore, the length L of the through-hole vicinity line 15 at this time is n = 4.
L = (87.5 × 10 −12 × 3.0 × 10 8 ) / (4 × √ (4.7))
= 3.03 × 10 −3 (m)
= 3.03 (mm)
It becomes.

第1接続線路12及び第2接続線路13の長さはlは下記の通りである。
L=l+l+1.60=3.03であるので、
=(3.03−1.60)/2=0.72mm
となる。
The length of the first connecting line 12 and the second connecting line 13 is l 1 are as follows.
Since L = l 1 + l 1 + 1.60 = 3.03,
l 1 = (3.03-1.60) /2=0.72 mm
It becomes.

ゆえに、第1接続線路12及び第2接続線路13の特性インピーダンスの設定値Zは、式(3)よりZ=50×(1+1.60/(2×0.72))−(45.6×1.60/(2×0.72))
=54.9
(Ω)
となる。
Therefore, the setting value Z 1 of the characteristic impedance of the first connection line 12 and the second connection line 13 is Z 1 = 50 × (1 + 1.60 / (2 × 0.72)) − (45. 6 × 1.60 / (2 × 0.72))
= 54.9
(Ω)
It becomes.

そこで第1接続線路12及び第2接続線路13は、長さをともに0.72mmとし、これらの特性インピーダンスが54.9Ωとなるよう、それぞれの幅を設定する。この設定方法は従来公知の方法によればよい。   Therefore, the first connection line 12 and the second connection line 13 are both 0.72 mm in length, and their widths are set so that their characteristic impedance is 54.9Ω. This setting method may be a conventionally known method.

多層プリント配線板の信号伝送用スルーホールの近傍拡大図Close-up view of signal transmission through-hole on multilayer printed wiring board 多層プリント配線板のA−A線切断断面図AA line cross-sectional view of multilayer printed wiring board th>Zの場合の信号伝送用スルーホールの近傍を拡大して見た図View the enlarged vicinity of the signal transmission through holes in the case of Z th> Z 0

符号の説明Explanation of symbols

10 第1伝送線路
11 第2伝送線路
12 第1接続線路
13 第2接続線路
14 信号伝送用スルーホール
15 スルーホール近傍線路
DESCRIPTION OF SYMBOLS 10 1st transmission line 11 2nd transmission line 12 1st connection line 13 2nd connection line 14 Signal transmission through-hole 15 Through-hole vicinity line

Claims (1)

一方の面に特性インピーダンスがZ(Ω)に設定された第1伝送線路及び上記第1伝送線路に接続された第1接続線路が設けられ、他方の面に特性インピーダンスがZ(Ω)に設定された第2伝送線路及び上記第2伝送線路に接続された第2接続線路が設けられ、さらに、上記第1接続線路及び上記第2接続線路が信号伝送用スルーホールで接続された多層プリント配線板であって、上記多層プリント配線板は、上記第1接続線路と上記信号伝送用スルーホールと上記第2接続線路とからなるスルーホール近傍線路の長さが下記式(1)及び(2)により算出されるL(mm)に設定されており、さらに、上記第1接続線路及び上記第2接続線路の特性インピーダンスが、ともに下記式(3)により算出されたZ(Ω)となるよう設定されていることを特徴とする多層プリント配線板。
=0.35/f ・・・(1)
L=(T・C)/(n・√ε) ・・・(2)
:信号伝送用スルーホールを流れる信号の立ち上り時間(s)
:信号伝送用スルーホールを流れる信号の周波数成分(Hz)
:光速度
n:集中定数として扱う事ができる長さを規定する定数(3.5〜10)
ε:絶縁層の比誘電率
Figure 2008270239
th:信号伝送用スルーホールの長さ(mm)
:第1接続線路及び第2接続線路の長さ(mm)であって、下記式により算出する。
≦(L−lth)/2
th:信号伝送用スルーホールの特性インピーダンス(Ω)
A first transmission line whose characteristic impedance is set to Z 0 (Ω) and a first connection line connected to the first transmission line are provided on one surface, and the characteristic impedance is Z 0 (Ω) on the other surface. A second transmission line connected to the second transmission line, and a multilayer in which the first connection line and the second connection line are connected by a signal transmission through-hole. In the printed wiring board, the multilayer printed wiring board has a length of a through-hole vicinity line composed of the first connection line, the signal transmission through-hole, and the second connection line expressed by the following formulas (1) and ( 2) is set to L (mm), and the characteristic impedances of the first connection line and the second connection line are both Z 1 (Ω) calculated by the following equation (3) and To be Multilayer printed wiring board, characterized in that it is.
T r = 0.35 / f s ··· (1)
L = (T r · C 0 ) / (n · √ε r ) (2)
T r : rise time (s) of signal flowing through signal transmission through hole
f s : frequency component (Hz) of signal flowing through signal transmission through hole
C 0 : Light speed n: Constant (3.5 to 10) that defines the length that can be treated as a concentrated constant
ε r : dielectric constant of insulating layer
Figure 2008270239
l th : Length of signal transmission through hole (mm)
l 1 is the length (mm) of the first connection line and the second connection line, and is calculated by the following equation.
l 1 ≦ (L− l th ) / 2
Z th : Characteristic impedance (Ω) of through hole for signal transmission
JP2007106816A 2007-04-16 2007-04-16 Multilayer printed wiring board Active JP4912204B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007106816A JP4912204B2 (en) 2007-04-16 2007-04-16 Multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007106816A JP4912204B2 (en) 2007-04-16 2007-04-16 Multilayer printed wiring board

Publications (2)

Publication Number Publication Date
JP2008270239A true JP2008270239A (en) 2008-11-06
JP4912204B2 JP4912204B2 (en) 2012-04-11

Family

ID=40049406

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007106816A Active JP4912204B2 (en) 2007-04-16 2007-04-16 Multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP4912204B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012151365A (en) * 2011-01-20 2012-08-09 Three M Innovative Properties Co Circuit board and electronic component including circuit board
US8957325B2 (en) 2013-01-15 2015-02-17 Fujitsu Limited Optimized via cutouts with ground references

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013107303B4 (en) 2013-07-10 2024-06-06 Polytech Gmbh Formwork panel for concreting formwork

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000188478A (en) * 1998-10-16 2000-07-04 Matsushita Electric Ind Co Ltd Multilayer circuit board, method for manufacturing the same, and method for adjusting characteristic impedance
JP2001044716A (en) * 1999-08-03 2001-02-16 Mitsubishi Electric Corp Stripline feeder
JP2002531960A (en) * 1998-12-02 2002-09-24 テラダイン・インコーポレーテッド Printed circuit board and method of manufacturing the same
JP2004087563A (en) * 2002-08-23 2004-03-18 Nec Engineering Ltd Multilayer board and semiconductor device
JP2004363975A (en) * 2003-06-05 2004-12-24 Matsushita Electric Ind Co Ltd High frequency circuit
JP2006211070A (en) * 2005-01-26 2006-08-10 Hirose Electric Co Ltd Multilayer wiring board

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000188478A (en) * 1998-10-16 2000-07-04 Matsushita Electric Ind Co Ltd Multilayer circuit board, method for manufacturing the same, and method for adjusting characteristic impedance
JP2002531960A (en) * 1998-12-02 2002-09-24 テラダイン・インコーポレーテッド Printed circuit board and method of manufacturing the same
JP2001044716A (en) * 1999-08-03 2001-02-16 Mitsubishi Electric Corp Stripline feeder
JP2004087563A (en) * 2002-08-23 2004-03-18 Nec Engineering Ltd Multilayer board and semiconductor device
JP2004363975A (en) * 2003-06-05 2004-12-24 Matsushita Electric Ind Co Ltd High frequency circuit
JP2006211070A (en) * 2005-01-26 2006-08-10 Hirose Electric Co Ltd Multilayer wiring board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012151365A (en) * 2011-01-20 2012-08-09 Three M Innovative Properties Co Circuit board and electronic component including circuit board
US8957325B2 (en) 2013-01-15 2015-02-17 Fujitsu Limited Optimized via cutouts with ground references

Also Published As

Publication number Publication date
JP4912204B2 (en) 2012-04-11

Similar Documents

Publication Publication Date Title
US8085112B2 (en) Broadband transition from a via interconnection to a planar transmission line in a multilayer substrate
US8049118B2 (en) Printed circuit board
US8476537B2 (en) Multi-layer substrate
US7385470B2 (en) Technique for reducing via capacitance
US7394337B2 (en) Multilayer interconnection board
US8203082B2 (en) Printed circuit board
US6658732B2 (en) Method of making higher impedance traces on low impedance circuit board
US20140305688A1 (en) Printed wiring board and printed circuit board
JP4912204B2 (en) Multilayer printed wiring board
JP4848490B2 (en) Transmission line, wiring board having the same, and semiconductor device
JP2008205099A (en) Multilayer wiring board
WO2011122311A1 (en) High-frequency circuit board
JP4921817B2 (en) Multilayer printed wiring board
JP6733911B2 (en) Printed wiring board, printed wiring board with electronic components
JP5194722B2 (en) Wiring substrate and semiconductor device
US6384340B1 (en) Multi-layer circuit board
JP4824445B2 (en) Multilayer printed wiring board
JP2006270026A (en) Wiring structure, printed wiring board, integrated circuit and electronic equipment
JPH07131159A (en) Multilayer interconnection substrate
US6278345B1 (en) Flexible printed circuit and the method for making the same
JP2006086825A (en) Multilayer wiring board and signal stabilization method
JP2005347924A (en) High frequency signal transmission line substrate
JP2016207834A (en) Printed-circuit board
US11716811B2 (en) Printed wiring board
JP4838034B2 (en) Printed wiring board and manufacturing method thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100415

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100430

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111227

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120117

R150 Certificate of patent or registration of utility model

Ref document number: 4912204

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150127

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250