JP2008182211A - 紫外線、電子線、イオンビームおよびx線パターニング用の印刷金属マスク - Google Patents
紫外線、電子線、イオンビームおよびx線パターニング用の印刷金属マスク Download PDFInfo
- Publication number
- JP2008182211A JP2008182211A JP2007326949A JP2007326949A JP2008182211A JP 2008182211 A JP2008182211 A JP 2008182211A JP 2007326949 A JP2007326949 A JP 2007326949A JP 2007326949 A JP2007326949 A JP 2007326949A JP 2008182211 A JP2008182211 A JP 2008182211A
- Authority
- JP
- Japan
- Prior art keywords
- mask
- forming
- dielectric layer
- metal nanoparticles
- printing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H10W20/081—
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
- B81C1/00087—Holes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
- B81C1/00111—Tips, pillars, i.e. raised structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/60—Forming conductive regions or layers, e.g. electrodes
-
- H10P14/46—
-
- H10P50/283—
-
- H10P50/73—
-
- H10P76/4085—
-
- H10W20/056—
-
- H10W20/089—
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0156—Lithographic techniques
- B81C2201/0159—Lithographic techniques not provided for in B81C2201/0157
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/441—Interconnections, e.g. scanning lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/773—Nanoparticle, i.e. structure having three dimensions of 100 nm or less
- Y10S977/775—Nanosized powder or flake, e.g. nanosized catalyst
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/773—Nanoparticle, i.e. structure having three dimensions of 100 nm or less
- Y10S977/775—Nanosized powder or flake, e.g. nanosized catalyst
- Y10S977/776—Ceramic powder or flake
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Analytical Chemistry (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electrodes Of Semiconductors (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Thin Film Transistor (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
【解決手段】インクジェット印刷による印刷マスク212を用いてビアおよびピラーを形成する。印刷マスクは懸濁金属ナノ粒子を含む液滴208により形成される。マスク形成およびその後の導電性構造の形成の両方において同じ金属ナノ粒子を利用することにより製造プロセスが簡素化される。また金属ナノ粒子を用いることにより、印刷液滴の大きさよりかなり小さい構造を形成できる。
【選択図】図2
Description
Claims (3)
- ビア開口を形成する方法であって、
誘電体層を形成するステップと、
プリンタを用いて懸濁金属ナノ粒子を含む少なくとも1個の個別液滴を前記誘電体層の第1部分の上に堆積させてマスクパターンを形成するステップと、
前記誘電体層を放射光に晒して、金属ナノ粒子の前記マスクパターンによりマスキングされていない領域を化学的に変化させるステップと、
前記誘電体層のうちで露光されなかった領域を除去して前記誘電体層にビアを形成するステップとを含む方法。 - ピラー構造を形成する方法であって、
プリンタを用いて懸濁金属ナノ粒子を含む液滴の第1の組を第1層の第1部分の上に堆積させてマスクパターンを形成するステップと、
前記パターンを放射光に晒すステップと、
前記第1層のうちで前記マスクパターンにより保護されていない部分を除去するステップとを含む方法。 - 薄膜トランジスタを製造する方法であって、
基板上にゲート電極を形成するステップと、
前記ゲート電極上に第1の誘電体層を形成するステップと、
前記第1の誘電体層の第1の領域および第2の領域の上にドレイン電極およびソース電極をそれぞれ形成するステップと、
前記ソース電極および前記ドレイン電極の上に第2の誘電体層を形成するステップと、
金属ナノ粒子の液滴を印刷して前記ソース電極と前記ドレイン電極との間のゲート領域をマスキングするステップと、
前記基板を放射光に晒して、前記基板のうちで露光された領域を化学的に変えるステップと、
前記基板のうちで化学的に変化していない領域を除去して、少なくとも前記ソース電極と前記ドレイン電極との間の層間誘電体層の領域にビアを形成するステップと、
前記ビア領域を半導体形成溶液で満たすステップとを含む方法。
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/644,250 | 2006-12-22 | ||
| US11/644,250 US7615483B2 (en) | 2006-12-22 | 2006-12-22 | Printed metal mask for UV, e-beam, ion-beam and X-ray patterning |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2008182211A true JP2008182211A (ja) | 2008-08-07 |
| JP5250252B2 JP5250252B2 (ja) | 2013-07-31 |
Family
ID=39543451
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007326949A Expired - Fee Related JP5250252B2 (ja) | 2006-12-22 | 2007-12-19 | 紫外線、電子線、イオンビームおよびx線パターニング用の印刷金属マスク |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7615483B2 (ja) |
| JP (1) | JP5250252B2 (ja) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009032782A (ja) * | 2007-07-25 | 2009-02-12 | Seiko Epson Corp | 電子装置の製造方法 |
| JP2012048183A (ja) * | 2010-08-27 | 2012-03-08 | Tokyo Denki Univ | レジストパターンの形成方法 |
| JP2013539911A (ja) * | 2010-09-21 | 2013-10-28 | 中国科学院理化技術研究所 | レーザマイクロ・ナノ加工システム及び方法 |
| JP2018529218A (ja) * | 2015-07-03 | 2018-10-04 | ナショナル リサーチ カウンシル オブ カナダ | 極細配線を印刷する方法 |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7803698B2 (en) * | 2007-04-09 | 2010-09-28 | Hewlett-Packard Development Company, L.P. | Methods for controlling catalyst nanoparticle positioning and apparatus for growing a nanowire |
| GB0708381D0 (en) * | 2007-04-30 | 2007-06-06 | Nokia Corp | Method for forming a semiconductor structure |
| CA2701889A1 (en) * | 2007-10-15 | 2009-04-23 | Nanoink, Inc. | Lithography of nanoparticle based inks |
| US8211782B2 (en) | 2009-10-23 | 2012-07-03 | Palo Alto Research Center Incorporated | Printed material constrained by well structures |
| WO2012012166A1 (en) * | 2010-06-30 | 2012-01-26 | Innovalight, Inc | Methods of forming a metal contact on a silicon substrate |
| US9999137B2 (en) | 2014-11-04 | 2018-06-12 | Intrinsiq Materials, Inc. | Method for forming vias on printed circuit boards |
| CN107852821A (zh) | 2015-07-03 | 2018-03-27 | 加拿大国家研究委员会 | 印刷超窄间隙线的方法 |
| CA2990283C (en) | 2015-07-03 | 2023-02-28 | National Research Council Of Canada | Self-aligning metal patterning based on photonic sintering of metal nanoparticles |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0511445A (ja) * | 1990-07-07 | 1993-01-22 | Basf Ag | 感光性記録素子 |
| JPH0653135A (ja) * | 1992-05-07 | 1994-02-25 | E I Du Pont De Nemours & Co | 有機高分子膜にパタンを作成する方法 |
| JPH1010709A (ja) * | 1996-06-18 | 1998-01-16 | Nippon Denshi Seiki Kk | 感光性樹脂凸版の製版方法 |
| WO2004070823A1 (ja) * | 2003-02-05 | 2004-08-19 | Semiconductor Energy Laboratory Co., Ltd. | 表示装置の作製方法 |
| JP2005109390A (ja) * | 2003-10-02 | 2005-04-21 | Semiconductor Energy Lab Co Ltd | 配線、薄膜トランジスタ、発光装置、並びに液晶表示装置の作製方法、及びそれらを形成する液滴吐出装置 |
| JP2006013492A (ja) * | 2004-06-24 | 2006-01-12 | Palo Alto Research Center Inc | 半導層および絶縁層を形成するために混合溶液を使ってボトムゲート型薄膜トランジスタを形成する改良された方法 |
| JP2006179899A (ja) * | 2004-12-20 | 2006-07-06 | Palo Alto Research Center Inc | 高解像度および低解像度にパターニングされた膜特徴部分をもつ大面積電子装置 |
| JP2006251231A (ja) * | 2005-03-09 | 2006-09-21 | Seiko Epson Corp | フォトマスクおよびその製造方法、電子機器の製造方法 |
| JP2007165362A (ja) * | 2005-12-09 | 2007-06-28 | Fuji Pureamu Kk | X線マスク及びその製造方法並びに紫外線リソグラフィー用階調マスク |
| JP2007329181A (ja) * | 2006-06-06 | 2007-12-20 | Sumitomo Heavy Ind Ltd | パタン作製方法及びパタン作製装置 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6742884B2 (en) | 2001-04-19 | 2004-06-01 | Xerox Corporation | Apparatus for printing etch masks using phase-change materials |
| GB0320491D0 (en) * | 2003-09-02 | 2003-10-01 | Plastic Logic Ltd | Multi-level patterning |
| GB0523437D0 (en) * | 2005-11-17 | 2005-12-28 | Imp College Innovations Ltd | A method of patterning a thin film |
-
2006
- 2006-12-22 US US11/644,250 patent/US7615483B2/en active Active
-
2007
- 2007-12-19 JP JP2007326949A patent/JP5250252B2/ja not_active Expired - Fee Related
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0511445A (ja) * | 1990-07-07 | 1993-01-22 | Basf Ag | 感光性記録素子 |
| JPH0653135A (ja) * | 1992-05-07 | 1994-02-25 | E I Du Pont De Nemours & Co | 有機高分子膜にパタンを作成する方法 |
| JPH1010709A (ja) * | 1996-06-18 | 1998-01-16 | Nippon Denshi Seiki Kk | 感光性樹脂凸版の製版方法 |
| WO2004070823A1 (ja) * | 2003-02-05 | 2004-08-19 | Semiconductor Energy Laboratory Co., Ltd. | 表示装置の作製方法 |
| JP2005109390A (ja) * | 2003-10-02 | 2005-04-21 | Semiconductor Energy Lab Co Ltd | 配線、薄膜トランジスタ、発光装置、並びに液晶表示装置の作製方法、及びそれらを形成する液滴吐出装置 |
| JP2006013492A (ja) * | 2004-06-24 | 2006-01-12 | Palo Alto Research Center Inc | 半導層および絶縁層を形成するために混合溶液を使ってボトムゲート型薄膜トランジスタを形成する改良された方法 |
| JP2006179899A (ja) * | 2004-12-20 | 2006-07-06 | Palo Alto Research Center Inc | 高解像度および低解像度にパターニングされた膜特徴部分をもつ大面積電子装置 |
| JP2006251231A (ja) * | 2005-03-09 | 2006-09-21 | Seiko Epson Corp | フォトマスクおよびその製造方法、電子機器の製造方法 |
| JP2007165362A (ja) * | 2005-12-09 | 2007-06-28 | Fuji Pureamu Kk | X線マスク及びその製造方法並びに紫外線リソグラフィー用階調マスク |
| JP2007329181A (ja) * | 2006-06-06 | 2007-12-20 | Sumitomo Heavy Ind Ltd | パタン作製方法及びパタン作製装置 |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009032782A (ja) * | 2007-07-25 | 2009-02-12 | Seiko Epson Corp | 電子装置の製造方法 |
| JP2012048183A (ja) * | 2010-08-27 | 2012-03-08 | Tokyo Denki Univ | レジストパターンの形成方法 |
| JP2013539911A (ja) * | 2010-09-21 | 2013-10-28 | 中国科学院理化技術研究所 | レーザマイクロ・ナノ加工システム及び方法 |
| JP2018529218A (ja) * | 2015-07-03 | 2018-10-04 | ナショナル リサーチ カウンシル オブ カナダ | 極細配線を印刷する方法 |
| US11396610B2 (en) | 2015-07-03 | 2022-07-26 | National Research Council Of Canada | Method of printing ultranarrow line |
Also Published As
| Publication number | Publication date |
|---|---|
| US20080153242A1 (en) | 2008-06-26 |
| JP5250252B2 (ja) | 2013-07-31 |
| US7615483B2 (en) | 2009-11-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5250252B2 (ja) | 紫外線、電子線、イオンビームおよびx線パターニング用の印刷金属マスク | |
| KR101018519B1 (ko) | 다층 리소그래피 템플릿 및 그 제조 방법 | |
| EP1944775B1 (en) | Production of electronic devices | |
| CN115437208B (zh) | 用于euv反射掩模的薄膜及其制造方法 | |
| Cha et al. | Low-temperature, dry transfer-printing of a patterned graphene monolayer | |
| US10672765B2 (en) | Methods of manufacturing transistors including forming a depression in a surface of a covering of resist material | |
| JP2007521645A (ja) | インプリント・リソグラフィによる単一デュアルダマシン製法 | |
| TW201330053A (zh) | 於薄膜元件中壓印圖案化材料的製程 | |
| US8413576B2 (en) | Method of fabricating a structure | |
| CN101969026B (zh) | 基于喷墨印刷与激光干涉曝光的电极制备方法 | |
| CN110544671A (zh) | 半导体结构的形成方法 | |
| US6630404B1 (en) | Reducing feature dimension using self-assembled monolayer | |
| KR20070051004A (ko) | 스탬프 제조 방법, 그를 이용한 박막트랜지스터 및액정표시장치의 제조 방법 | |
| CN103384450B (zh) | 一种具有图案化导电层的电路板的制备方法 | |
| JP4466547B2 (ja) | トランジスタの製造方法 | |
| CN100495647C (zh) | 采用正性电子抗蚀剂制备金属纳米电极的方法 | |
| JP4984416B2 (ja) | 薄膜トランジスタの製造方法 | |
| JP2015192066A (ja) | 凹部を有するオルガノポリシロキサン膜の製造方法、積層体の製造方法、トランジスタの製造方法 | |
| US9034766B2 (en) | Pattern formation method | |
| JP2010283240A (ja) | 薄膜のパターニング方法、デバイス及びその製造方法 | |
| JP5071643B2 (ja) | 電子装置の製造方法 | |
| US8153512B2 (en) | Patterning techniques | |
| Cui | Nanoscale Pattern Transfer by Deposition | |
| US9620730B2 (en) | Method for manufacturing an organic electronic device and organic electronic device | |
| US20050142871A1 (en) | Method of forming a conductive via plug |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20101214 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120228 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120306 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120605 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130319 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130415 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5250252 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160419 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |