JP2007208159A - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- JP2007208159A JP2007208159A JP2006027849A JP2006027849A JP2007208159A JP 2007208159 A JP2007208159 A JP 2007208159A JP 2006027849 A JP2006027849 A JP 2006027849A JP 2006027849 A JP2006027849 A JP 2006027849A JP 2007208159 A JP2007208159 A JP 2007208159A
- Authority
- JP
- Japan
- Prior art keywords
- interposer
- semiconductor device
- semiconductor
- semiconductor element
- lead frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H10W72/884—
-
- H10W90/724—
-
- H10W90/732—
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
【課題】リードフレームとインターポーザを使用した高放熱半導体装置とリードフレームの両面に半導体素子を搭載したマルチチップ型半導体装置の両方の機能を兼ね備えた半導体装置を得る。
【解決手段】リードフレームの上下に接着層を介して第一半導体素子と第二半導体素子とを搭載し、第一半導体素子と第二半導体素子とをインターポーザと電気的に接続させ、インターポーザ上面をモールドした半導体装置であって、リードフレームには複数の孔を設け、第一半導体装置とインターポーザの接続にワイヤを用い、第二半導体装置とインターポーザの接続にバンプを用い、第一半導体装置とインターポーザの接続に用いるワイヤは、リードフレームに設けられた孔を通って接続されているものである。
【選択図】図2A semiconductor device having both functions of a high heat dissipation semiconductor device using a lead frame and an interposer and a multichip semiconductor device having semiconductor elements mounted on both sides of the lead frame is obtained.
A first semiconductor element and a second semiconductor element are mounted above and below a lead frame via an adhesive layer, the first semiconductor element and the second semiconductor element are electrically connected to an interposer, and an upper surface of the interposer is A molded semiconductor device, wherein a lead frame is provided with a plurality of holes, wires are used for connection between the first semiconductor device and the interposer, bumps are used for connection between the second semiconductor device and the interposer, and the first semiconductor device and the interposer The wire used for connection is connected through a hole provided in the lead frame.
[Selection] Figure 2
Description
本発明は、半導体装置に係り、特にリードフレームの両面に半導体素子を搭載するマルチチップ型半導体装置に関する。 The present invention relates to a semiconductor device, and more particularly to a multichip semiconductor device in which semiconductor elements are mounted on both sides of a lead frame.
近年、半導体装置の高密度化、小型化への要求に対して、1つの方法として二つの半導体素子をリードフレームの表裏に搭載し各インナリードと半導体素子をワイヤボンディングにより接続する特許文献1のような構造が提案されている。 In recent years, in response to the demand for higher density and smaller size of a semiconductor device, as one method, two semiconductor elements are mounted on the front and back of a lead frame, and each inner lead and the semiconductor element are connected by wire bonding. Such a structure has been proposed.
また、半導体素子は、年々発熱量が増加する傾向にあり放熱性向上の要求も高まってきた。そこで高密度化、小型化、高放熱性化の要求に対して特許文献2のような構造が提案されている。特許文献2によると、リードフレームに張り合わされた金属板の片面に第一の半導体素子を設けインナリードとワイヤにより接続する。そして、金属板の一方にも第二の半導体素子を搭載し、その第二の半導体素子の回路形成面に配線テープを設けワイヤにより接続し、外部基板と配線テープの接続にバンプを設けている構造となっている。特許文献2の構造とすることにより、高密度化、高放熱化が図れることが記載されている。
In addition, semiconductor elements tend to increase in calorific value year by year, and the demand for improving heat dissipation has increased. Therefore, a structure as in
しかし、特許文献1の方法では、金属に比べて熱伝導率が低いモールド樹脂からの放熱とワイヤ、インナリード、アウタリードと伝わる熱伝導率は高いが放熱経路が狭い経路しかなく高発熱の半導体素子の搭載には不向きな構造であった。
However, in the method of
また、特許文献2の方法では、金属板で熱を広げているが信号線であるインナリード、アウタリードからの放熱経路は狭く、且つ第二の半導体素子の回路形成面に金属に比べて熱伝導率の低い配線テープを介してバンプがあるために放熱性に限界があった。
Further, in the method of
本発明の目的は、上記した従来技術の欠点を解消し、半導体素子を搭載している放熱リードを外部基板に直接接続することにより、高放熱性な高密度の半導体装置を提供することにある。 An object of the present invention is to provide a high-heat-dissipating and high-density semiconductor device by eliminating the above-mentioned drawbacks of the prior art and directly connecting a heat-dissipation lead mounting a semiconductor element to an external substrate. .
本発明の半導体装置は、リードフレームの上下に接着層を介して第一半導体素子と第二半導体素子とを搭載し、前記第一半導体素子と第二半導体素子とをインターポーザと電気的に接続させ、インターポーザ上面をモールドした半導体装置であって、前記リードフレームには一つもしくは複数の孔を設け、前記第一半導体装置とインターポーザの接続にワイヤを用い、前記第二半導体装置とインターポーザの接続にバンプを用い、前記第一半導体装置とインターポーザの接続に用いるワイヤは、前記リードフレームに設けられた孔を通って接続されているものである。 The semiconductor device of the present invention has a first semiconductor element and a second semiconductor element mounted on the top and bottom of a lead frame via an adhesive layer, and the first semiconductor element and the second semiconductor element are electrically connected to an interposer. A semiconductor device in which the upper surface of the interposer is molded, wherein the lead frame is provided with one or a plurality of holes, wires are used to connect the first semiconductor device and the interposer, and the second semiconductor device and the interposer are connected. The wires used for connecting the first semiconductor device and the interposer using bumps are connected through holes provided in the lead frame.
本発明では複数の半導体素子を搭載した構造にすることにより高密度化、リードフレームを用いて直接外部基板に放熱することができるので高放熱化が図ることができる。 In the present invention, a structure in which a plurality of semiconductor elements are mounted can increase the density, and heat can be radiated directly to an external substrate using a lead frame, so that high heat dissipation can be achieved.
以下、本発明の実施の形態を説明する。 Embodiments of the present invention will be described below.
図1は本発明の第一の実施例の断面模式図である。リードフレーム1の上面には第一半導体素子2が回路形成面を上にして接着剤層(図示せず)を介して搭載され、リードフレーム1の下面には第二半導体素子3が回路形成面を下にして接着剤層(図示せず)を介して搭載されている。また、第一半導体素子2はワイヤ4を介してインターポーザ5と電気的に接続されており、第二半導体素子3はバンプ6を介してインターポーザ5と電気的に接続されている。さらに、インターポーザ5の上面はモールド樹脂7で保護されており、インターポーザ5の下面には外部基板(図示せず)との接続用に外部接続用バンプ8が設けられている。リードフレーム1は、第一半導体素子2と第二半導体素子3で発生する熱を外部基板に逃がすために外部基板と接着部材を介して接続しやすいように通常の半導体装置のアウタリードのように曲折した構造になっている。なお、バンプ6、外部接続用バンプ8の材料にははんだや導電性接着剤などを用いる。
FIG. 1 is a schematic sectional view of a first embodiment of the present invention. A
図2は本発明の第一の実施例の平面模式図である。モールド樹脂7は内部構造を見やすくするために図示せず、その代わり封止するエリアを点線で表している。リードフレーム1には孔9が設けられており、ワイヤ4は孔9の中を通って第一半導体素子2とインターポーザ5を接続している。孔9は、大きくすると熱の逃げる経路が少なくなり放熱性が低下するためワイヤ9を通す必要最低限の大きさにすることが重要である。
FIG. 2 is a schematic plan view of the first embodiment of the present invention. The mold resin 7 is not shown in order to make the internal structure easy to see, and instead the area to be sealed is represented by a dotted line. A hole 9 is provided in the
図3は本発明の第一の実施例の外部基板に搭載された時の断面模式図である。リードフレーム1ははんだ10を介して外部基板11に接続されている。リードフレーム1が接続される外部基板11の箇所には、基板内でさらに熱を拡散、放熱するために対策を採ることは言うまでもない。また、本発明ははんだによりリードフレーム1と外部基板11とを接続する方法で説明したが、導電性接着剤を用いても良いことは言うまでもない。
FIG. 3 is a schematic cross-sectional view when mounted on the external substrate of the first embodiment of the present invention. The
上記のように構成することにより、2つの半導体素子を1つの半導体装置に内蔵することにより高密度化が図れ、また半導体素子の熱はリードフレームを用いて直接基板に放熱させることができるので放熱性の向上を図ることができる。さらに、孔を通してリードフレーム上下のモールド樹脂が密着するのでリードフレーム上下の樹脂間の密着性が向上し信頼性を向上させることができる。 By configuring as described above, it is possible to increase the density by incorporating two semiconductor elements in one semiconductor device, and the heat of the semiconductor elements can be directly radiated to the substrate using a lead frame, so that heat is dissipated. It is possible to improve the performance. Furthermore, since the mold resin above and below the lead frame adheres through the hole, the adhesion between the resin above and below the lead frame is improved and the reliability can be improved.
図4は本発明の第二の実施例の断面模式図である。インターポーザ5には第二半導体素子3とほぼ同等な大きさで開口部12があり、その開口部12から第二半導体素子3の回路形成面が露出しており、外部接続用バンプ8はインターポーザ5の下面と第二半導体素子3の回路形成面上に接続されている構造になっている。
FIG. 4 is a schematic cross-sectional view of the second embodiment of the present invention. The
上記のように構成することにより、第二半導体素子の熱を外部基板に直接逃がすことができるので第一の実施例に比べて放熱性が向上することができる。 By configuring as described above, the heat of the second semiconductor element can be directly released to the external substrate, so that the heat dissipation can be improved as compared with the first embodiment.
1…リードフレーム、2…第一半導体素子、3…第二半導体素子、4…ワイヤ、5…インターポーザ、6…一層目薄膜、9…孔、12…開口部。
DESCRIPTION OF
Claims (5)
前記第一半導体素子と第二半導体素子の電気信号をインターポーザ下面に設置された接続部材によって外部基板に電気的に接続されていることを特徴とする半導体装置。 A semiconductor in which a first semiconductor element and a second semiconductor element are mounted on the top and bottom of a lead frame via an adhesive layer, the first semiconductor element and the second semiconductor element are electrically connected to an interposer, and the upper surface of the interposer is molded In the device
A semiconductor device, wherein electrical signals of the first semiconductor element and the second semiconductor element are electrically connected to an external substrate by a connecting member provided on a lower surface of the interposer.
前記第一半導体装置とインターポーザの接続にワイヤを用い、前記第二半導体装置とインターポーザの接続にバンプを用いたことを特徴とする半導体装置。 The semiconductor device according to claim 1,
A semiconductor device using a wire for connecting the first semiconductor device and the interposer and using a bump for connecting the second semiconductor device and the interposer.
前記リードフレームに一つもしくは複数の孔を有することを特徴とする半導体装置。 The semiconductor module according to claim 1,
A semiconductor device, wherein the lead frame has one or a plurality of holes.
前記第一半導体装置とインターポーザの接続に用いるワイヤは、前記リードフレームに設けられた孔を通って接続されていることを特徴とする半導体装置。 The semiconductor module according to claim 2,
A wire used for connecting the first semiconductor device and the interposer is connected through a hole provided in the lead frame.
インターポーザに第二半導体素子と同等な大きさの開口部を有し、外部基板と電気的に接続する接続部材をインターポーザ下面と第二半導体素子の回路形成面に設けたことを特徴とする半導体装置。
The semiconductor module according to claim 1,
A semiconductor device characterized in that an opening having a size equivalent to that of the second semiconductor element is provided in the interposer, and a connection member electrically connected to the external substrate is provided on the lower surface of the interposer and the circuit forming surface of the second semiconductor element. .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006027849A JP2007208159A (en) | 2006-02-06 | 2006-02-06 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006027849A JP2007208159A (en) | 2006-02-06 | 2006-02-06 | Semiconductor device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JP2007208159A true JP2007208159A (en) | 2007-08-16 |
Family
ID=38487334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006027849A Pending JP2007208159A (en) | 2006-02-06 | 2006-02-06 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2007208159A (en) |
Cited By (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009020037A1 (en) | 2007-08-09 | 2009-02-12 | Nec Lighting, Ltd. | Illuminating device |
| JP2013535825A (en) * | 2010-07-19 | 2013-09-12 | テッセラ,インコーポレイテッド | Stackable mold microelectronic package with area array unit connector |
| US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
| EP2650917A3 (en) * | 2012-04-09 | 2016-10-12 | Canon Kabushiki Kaisha | Multilayered semiconductor device, printed circuit board, and method of manufacturing multilayered semiconductor device |
| US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
| US9570416B2 (en) | 2004-11-03 | 2017-02-14 | Tessera, Inc. | Stacked packaging improvements |
| US9570382B2 (en) | 2010-07-19 | 2017-02-14 | Tessera, Inc. | Stackable molded microelectronic packages |
| US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
| US9615456B2 (en) | 2012-12-20 | 2017-04-04 | Invensas Corporation | Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface |
| US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
| US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
| US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
| US9691731B2 (en) | 2011-05-03 | 2017-06-27 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
| US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
| US9761558B2 (en) | 2011-10-17 | 2017-09-12 | Invensas Corporation | Package-on-package assembly with wire bond vias |
| US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
| US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
| US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
| US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
| US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
| US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
| US9917073B2 (en) | 2012-07-31 | 2018-03-13 | Invensas Corporation | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package |
| US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
| US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
| US9984901B2 (en) | 2005-12-23 | 2018-05-29 | Tessera, Inc. | Method for making a microelectronic assembly having conductive elements |
| US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
| US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
| US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
| US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
| US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
| US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
| US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
| US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
-
2006
- 2006-02-06 JP JP2006027849A patent/JP2007208159A/en active Pending
Cited By (65)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9570416B2 (en) | 2004-11-03 | 2017-02-14 | Tessera, Inc. | Stacked packaging improvements |
| US9984901B2 (en) | 2005-12-23 | 2018-05-29 | Tessera, Inc. | Method for making a microelectronic assembly having conductive elements |
| WO2009020037A1 (en) | 2007-08-09 | 2009-02-12 | Nec Lighting, Ltd. | Illuminating device |
| US9570382B2 (en) | 2010-07-19 | 2017-02-14 | Tessera, Inc. | Stackable molded microelectronic packages |
| US10128216B2 (en) | 2010-07-19 | 2018-11-13 | Tessera, Inc. | Stackable molded microelectronic packages |
| JP2013535825A (en) * | 2010-07-19 | 2013-09-12 | テッセラ,インコーポレイテッド | Stackable mold microelectronic package with area array unit connector |
| US9553076B2 (en) | 2010-07-19 | 2017-01-24 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
| CN106129041B (en) * | 2010-07-19 | 2024-03-12 | 德塞拉股份有限公司 | Stackable molded microelectronic packages with area array cell connectors |
| CN106129041A (en) * | 2010-07-19 | 2016-11-16 | 德塞拉股份有限公司 | There is the stackable molding microelectronics Packaging of face array element connector |
| US11424211B2 (en) | 2011-05-03 | 2022-08-23 | Tessera Llc | Package-on-package assembly with wire bonds to encapsulation surface |
| US10593643B2 (en) | 2011-05-03 | 2020-03-17 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
| US10062661B2 (en) | 2011-05-03 | 2018-08-28 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
| US9691731B2 (en) | 2011-05-03 | 2017-06-27 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
| US11735563B2 (en) | 2011-10-17 | 2023-08-22 | Invensas Llc | Package-on-package assembly with wire bond vias |
| US9761558B2 (en) | 2011-10-17 | 2017-09-12 | Invensas Corporation | Package-on-package assembly with wire bond vias |
| US11189595B2 (en) | 2011-10-17 | 2021-11-30 | Invensas Corporation | Package-on-package assembly with wire bond vias |
| US10756049B2 (en) | 2011-10-17 | 2020-08-25 | Invensas Corporation | Package-on-package assembly with wire bond vias |
| US9842745B2 (en) | 2012-02-17 | 2017-12-12 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
| US9691679B2 (en) | 2012-02-24 | 2017-06-27 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
| EP2650917A3 (en) * | 2012-04-09 | 2016-10-12 | Canon Kabushiki Kaisha | Multilayered semiconductor device, printed circuit board, and method of manufacturing multilayered semiconductor device |
| US10510659B2 (en) | 2012-05-22 | 2019-12-17 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US10170412B2 (en) | 2012-05-22 | 2019-01-01 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US9953914B2 (en) | 2012-05-22 | 2018-04-24 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
| US9917073B2 (en) | 2012-07-31 | 2018-03-13 | Invensas Corporation | Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package |
| US10297582B2 (en) | 2012-08-03 | 2019-05-21 | Invensas Corporation | BVA interposer |
| US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
| US9615456B2 (en) | 2012-12-20 | 2017-04-04 | Invensas Corporation | Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface |
| US9601454B2 (en) | 2013-02-01 | 2017-03-21 | Invensas Corporation | Method of forming a component having wire bonds and a stiffening layer |
| US10460958B2 (en) | 2013-08-07 | 2019-10-29 | Invensas Corporation | Method of manufacturing embedded packaging with preformed vias |
| US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
| US10008477B2 (en) | 2013-09-16 | 2018-06-26 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
| US10629567B2 (en) | 2013-11-22 | 2020-04-21 | Invensas Corporation | Multiple plated via arrays of different wire heights on same substrate |
| US9728527B2 (en) | 2013-11-22 | 2017-08-08 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| US9852969B2 (en) | 2013-11-22 | 2017-12-26 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
| US10026717B2 (en) | 2013-11-22 | 2018-07-17 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| US10290613B2 (en) | 2013-11-22 | 2019-05-14 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
| USRE49987E1 (en) | 2013-11-22 | 2024-05-28 | Invensas Llc | Multiple plated via arrays of different wire heights on a same substrate |
| US11990382B2 (en) | 2014-01-17 | 2024-05-21 | Adeia Semiconductor Technologies Llc | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| US10529636B2 (en) | 2014-01-17 | 2020-01-07 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| US11404338B2 (en) | 2014-01-17 | 2022-08-02 | Invensas Corporation | Fine pitch bva using reconstituted wafer with area array accessible for testing |
| US9837330B2 (en) | 2014-01-17 | 2017-12-05 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
| US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
| US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
| US9947641B2 (en) | 2014-05-30 | 2018-04-17 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
| US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
| US10806036B2 (en) | 2015-03-05 | 2020-10-13 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
| US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
| US10008469B2 (en) | 2015-04-30 | 2018-06-26 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
| US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
| US10115678B2 (en) | 2015-10-12 | 2018-10-30 | Invensas Corporation | Wire bond wires for interference shielding |
| US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
| US9812402B2 (en) | 2015-10-12 | 2017-11-07 | Invensas Corporation | Wire bond wires for interference shielding |
| US10559537B2 (en) | 2015-10-12 | 2020-02-11 | Invensas Corporation | Wire bond wires for interference shielding |
| US11462483B2 (en) | 2015-10-12 | 2022-10-04 | Invensas Llc | Wire bond wires for interference shielding |
| US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
| US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
| US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
| US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
| US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
| US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
| US10325877B2 (en) | 2015-12-30 | 2019-06-18 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
| US10658302B2 (en) | 2016-07-29 | 2020-05-19 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
| US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
| US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2007208159A (en) | Semiconductor device | |
| TWI235469B (en) | Thermally enhanced semiconductor package with EMI shielding | |
| US9271388B2 (en) | Interposer and package on package structure | |
| US6650006B2 (en) | Semiconductor package with stacked chips | |
| US7928590B2 (en) | Integrated circuit package with a heat dissipation device | |
| US8916958B2 (en) | Semiconductor package with multiple chips and substrate in metal cap | |
| TWI446495B (en) | Package carrier board and manufacturing method thereof | |
| KR100698526B1 (en) | A wiring board having a heat dissipation layer and a semiconductor package using the same | |
| US20060249852A1 (en) | Flip-chip semiconductor device | |
| JP2012191002A (en) | Semiconductor device | |
| JP2008060172A (en) | Semiconductor device | |
| TWI495078B (en) | Connecting substrate and laminated package structure | |
| JP2018117149A (en) | Surface mountable semiconductor device | |
| CN101322450A (en) | IC package with internal heat dissipation structure | |
| JPH09199629A (en) | Semiconductor device | |
| US7235889B2 (en) | Integrated heatspreader for use in wire bonded ball grid array semiconductor packages | |
| US20130113001A1 (en) | Led package module | |
| JP4647673B2 (en) | Heat dissipation type multi-hole semiconductor package | |
| JP2007281201A (en) | Semiconductor device | |
| JPS63190363A (en) | Power package | |
| JP2008235492A (en) | Semiconductor device and manufacturing method of semiconductor device | |
| JP2003273321A (en) | Semiconductor module | |
| JP2009253206A (en) | Resin sealed semiconductor device and its mounting structure | |
| JP2007036035A (en) | Semiconductor device | |
| CN112312678A (en) | Structure and method of non-packaged chip direct-buried printed circuit board and chip packaging structure |