JP2007249275A - Semiconductor integrated circuit design data management apparatus and method - Google Patents

Abstract

In design data management of a semiconductor integrated circuit, it is possible to grasp design data that may be related when a designer updates one design data without omission to prevent omission of design data update.
A design data management apparatus includes a design data storage unit 104 that stores design data described in a function description language, a unit 105 that stores a storage location thereof, a unit 101 that monitors update of design data, It comprises means 102 for determining the module name actually updated when the design data is updated, and means 103 for searching for and displaying design data including the updated module name from all the design data. Further, when the design data is retrieved and displayed in the means 103, if the last update date and time of the searched design data is older than the last update date and time of the updated design data, a display for calling attention is performed.
[Selection] Figure 1

Description

  The present invention relates to an apparatus and method for managing semiconductor integrated circuit design data described in a function description language.

  Conventionally, electronic devices have been configured by arranging a semiconductor integrated circuit for each function such as a memory and a CPU on a printed circuit board. Electronic devices are required to be smaller, lighter, and more functional, and in order to meet these growing demands, semiconductor integrated circuits have been developed from individual function circuits prepared for each function so far. The system LSI has been shifted to a large scale system including a CPU. These system LSIs are designed by describing functions such as a memory and a CPU using a function description language such as VHDL and Verilog. At that time, the functions such as memory and CPU are divided into units called modules, which are a collection of smaller functions, and each module or several modules are collectively described as one design data, and all are performed at the stage of logic synthesis. The technique of combining the two has become common.

In a general system LSI, the number of modules ranges from hundreds to thousands. Since each module is complicatedly related to other modules, when one design data is changed, the influence may affect a plurality of design data. Therefore, the designer needs to accurately grasp the influence range and change related design data without omission. Therefore, the designer collects the function of the module and the relationship with other modules in advance in a table or the like so as to prevent leakage (for example, see Patent Document 1).
JP 2004-199347 A

  However, since the range of influence when one design data is updated is determined by the designer's own insight, it is overlooked even though there is other design data that should be updated. There was a case where a malfunction occurred and a rework occurred.

    According to the present invention, when a designer updates one design data, design data that can be related can be known without omission, and semiconductor integrated circuit design data that can prevent omission of update of design data can be prevented. It is an object of the present invention to provide a management apparatus and method.

  A design data management device for a semiconductor integrated circuit according to the present invention includes a means for storing a storage location of design data described in a function description language, a means for monitoring the update of the design data, and an actual time when the design data is updated. It comprises means for determining an updated module name and means for searching and displaying design data including the updated module name from all design data. According to the above configuration, when one designer updates one piece of design data, the designer can know design data that may be related without omission and can prevent design data update omissions caused by assumptions. It becomes possible.

  In the present invention, when searching and displaying the design data including the updated module name from all the design data, the last update date and time of the updated design data is compared with the last update date and time of the searched design data. If the last update date / time of the retrieved design data is older than the last update date / time of the updated design data, the information is displayed with a means for calling attention. According to the above configuration, special attention should be paid even when there is a lot of design data that may be related by comparing the last update date and time of the updated design data with the last update date and time of the searched design data. It becomes possible to know the necessary design data.

  In the present invention, when design data including an updated module name is searched for and displayed from all design data, it has means for displaying the hierarchical relationship between the updated design data and the searched design data. is there. According to the above configuration, the hierarchical relationship between the updated design data and the searched design data is displayed, so even if there is a lot of design data that may be related, the parent-child relationship can be confirmed. Therefore, it is possible to prevent omissions in the update of design data that may occur due to assumptions.

  According to the present invention, when a designer updates one piece of design data, the designer can know design data that may be related without omission and can prevent design data from being overlooked due to assumptions. It becomes possible. Further, by comparing the last update date and time at that time, it becomes possible to know design data that requires special attention even when there are a lot of design data that may be related.

  FIG. 1 is a diagram showing a method for managing semiconductor integrated circuit design data according to an embodiment of the present invention. In FIG. 1, reference numeral 104 denotes a design data storage unit that stores design data described in a logical description language, 105 denotes a design data search destination storage unit that stores a place where the design data is stored, and 101 denotes file update monitoring. , 102 is a module name determination unit, and 103 is a design data search unit.

  In the above configuration, the designer first edits the design data and stores it in the design data storage unit 104. In that case, put the keyword in the changed part. For example, when describing in Verilog HDL, a character string “EDIT” is inserted as a keyword after a character string “//” indicating a comment.

  The file update monitoring unit 101 monitors whether the designer has updated the design data stored in the design data storage unit 104. If there is an update, the file name of the updated design data is displayed as a module name determination unit. 102 to request to determine the updated module name.

  FIG. 2 is a flowchart for explaining the operation of the module name determination unit 102 when a request is received from the file update monitoring unit 101. In FIG. 2, first, a keyword is searched from the design data requested in step S201. If the keyword “EDIT” is not found, the process ends. If found, the process proceeds to step S202.

  In step S202, the character string "(" at the end of the line is searched upward from the keyword. FIG. 4 is a diagram showing an example of design data described in the function description language. As shown in FIG. The descriptions of the submodules included in the module begin with the characters "module module name (", "submodule name pin name (", so from the place where the designer changed the keyword "EDIT". If you search for the string "(" at the end of the line in the upward direction, you can determine the line that contains the module name, and if there is a string "module" in the determined line If the word immediately before "(" becomes the module name and there is no word "module", the word immediately before "(" can be determined as the module name.

  In step S203, the presence / absence of the character string “module” in the line searched in step S202 is determined. If the character string “module” exists, the process proceeds to step S204, and if not, the process proceeds to step S205. In step S204, the word immediately before the character string “(” at the end of the line searched in step S203 is determined as the module name to be changed, and the module name is transmitted to the design data search unit 103 to request the design data search. In step S205, the word preceding the character string “(” searched in step S203 is determined as the module name to be changed, and the module name is transmitted to the design data search unit 103 to search for design data. Request.

  FIG. 3 is a flowchart for explaining the operation of the design data search unit 103 when a request is received from the module name determination unit 102. In FIG. 3, first, in step S301, the design data search destination storage unit 105 is inquired about the location where the design data is stored.

  In step S302, it is searched whether all the design data existing in the place where the design data is stored include the character string of the module name for which the search request has been received. At this time, the parent-child relationship of modules is recognized as follows. If the word "module" is included in the line containing the name of the module that received the request, the module is called a higher module (a module called from the design data updated by the designer), and if it is not included, the lower module The module is recognized as a module (a module that has not been called from the design data updated by the designer), and the process proceeds to step S303.

  In step S303, the vertical relationship of the modules is displayed. First, the module searched as the upper module is displayed, the module updated by the designer after lowering the indent, the indent is further lowered, and the module searched as the lower module is displayed. At that time, a serial number is added and displayed at the top of the module name.

  In step S304, the file including the module name that has been requested as a result of the search in step S302 is presented in the format shown in FIG. At that time, the same number as the number displayed in step S303 is displayed, and the design data updated by the designer is compared with the date of the file corresponding to the search, especially when the design data updated by the designer is newer. Display as a file to be noted with the character string "*" at the beginning of the line.

  As described above, when the designer updates the design data, the design data that may be related can be known without omission, and the last update date and time of the design data updated by the designer and the searched design By comparing the last update date and time of the data, and when the last update date and time of the design data updated by the designer is newer, the design data that has been generated due to the assumption is updated by distinguishing and displaying it as design data to be particularly careful. It becomes possible to prevent leakage.

  The semiconductor integrated circuit design data management apparatus and method according to the present invention can present design data related to design data updated by a designer without omission and prevent rework caused by omission of update. Useful.

The figure which shows the management method of the semiconductor integrated circuit design data based on one embodiment of this invention. The flowchart explaining operation | movement of the module name determination part in this invention. The flowchart explaining operation | movement of the design data search part in this invention. The figure which shows an example of the design data described by the function description language. The figure which shows the example of a screen which presents the search result of the file in which the module name was contained.

Explanation of symbols

DESCRIPTION OF SYMBOLS 101 File update monitoring part 102 Module name determination part 103 Design data search part 104 Design data storage part 105 Design data search destination storage part

Claims (8)

  Means for storing a storage location of design data described in a function description language; means for monitoring update of the design data; means for determining a module name that is actually updated when the design data is updated; A semiconductor integrated circuit design data management apparatus including means for retrieving and displaying design data including an updated module name from the design data.   The means for searching and displaying design data including the updated module name from all design data is updated by comparing the last update date and time of the updated design data with the last update date and time of the searched design data. 2. The semiconductor integrated circuit design data management device according to claim 1, wherein when the last update date and time of the retrieved design data is older than the last update date and time of the design data, a display for calling attention is given.   The means for retrieving and displaying design data including an updated module name from all design data includes means for displaying a hierarchical relationship between the updated design data and the retrieved design data. Semiconductor integrated circuit design data management device.   Storing a design data storage location described in a function description language, monitoring the design data update, determining a module name that is actually updated when the design data is updated, A method for managing semiconductor integrated circuit design data, comprising: searching and displaying design data including an updated module name from design data.   The process of searching for and displaying design data including the updated module name from all design data is updated by comparing the last update date and time of the updated design data with the last update date and time of the searched design data. 5. The method of managing semiconductor integrated circuit design data according to claim 4, wherein when the last update date / time of the retrieved design data is older than the last update date / time of the design data, a display for calling attention is given.   5. The semiconductor according to claim 4, wherein the step of searching for and displaying design data including an updated module name from all design data displays a hierarchical relationship between the updated design data and the searched design data. Integrated circuit design data management method.   A computer program for causing a computer to execute the semiconductor integrated circuit design data management method according to claim 4.   A computer-readable recording medium on which the computer program according to claim 7 is recorded.

Images