JP2005045681A - Switch network device and its transfer control method - Google Patents

Abstract

<P>PROBLEM TO BE SOLVED: To detect a matter that at least designation numbers of switching devices are passed as errors by a method wherein storages are given to data switch circuits of the switching devices, routing data are made to be memorized, designation which refers the data is prepared in routing information, a plurality of routings are made possible, the enlarging of routing information itself is prevented, and a counter is arranged which detects a phenomenon in which transfer data stray inside a switch network which is constituted of a plurality of the switching devices. <P>SOLUTION: The routing information 20 given to data on the switch network 30 is provided with a forwarding destination address 21, a source address 22 and the counter 23. The forwarding destination address 21 makes an output port number which the switching device 5 outputs a forwarding destination address. The source address 22 makes an input port number which the switching device inputs a source address. The counter 23 indicates the estimated number of the switching devices 5 which are passed by a time from the first switching device to the last switching device. Routing data of a memory 11 are referred by using an SW access bit 2111 of the forwarding destination address part 21. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

  The present invention relates to inter-node communication on a switch network in which switch devices are connected in a predetermined form, and in particular, routing information added to communication data and storage information provided in the switch device increase the length of routing information and data to be routed The present invention relates to a switch network device and its transfer control method for preventing the occurrence of stray.

  The supercomputer 1 case (hereinafter referred to as one node) has a computing capacity of 64 GFlops per node. The supercomputer is organically coupled and a maximum of 16 nodes are coupled to realize a computing capacity of 1 tera. In order for a system composed of a plurality of nodes to operate as if it were a single supercomputer, a network that connects the nodes closely and quickly is indispensable. A super computer is a system configured by connecting a plurality of nodes with a switch device to realize a computer network that is connected closely and at high speed.

  Referring to FIG. 7 showing the prior art switch device, the switch device 10 for transferring communication data between the nodes 6, 7, 8, 9 and the switch device 10 built in each node 6, 7, 8, 9 The input buffers 111, 112, 113, 114 for storing the input data from the same, and the output data to the nodes 6, 7, 8, 9 from the data switch circuit 100 that is also built in the switch device 10 are stored. Output buffers 115, 116, 117, 118 for connection to nodes or other switching devices, and input ports 101, 102, 103, 104 having the same port number as one input / output set and output ports 105, 106, 107 and 108, and routing information extraction circuits 121 and 122 for extracting routing information from input data and processing the routing information. 123, 124, routing information 131, 132, 133, 134 that receives routing information from the routing information extraction circuits 121, 122, 123, 124, selects a forwarding destination, and sends it to the forwarding destination, and routing circuits 131, 132, 133 , 134 and a data switch circuit 100 for sending data to the output buffers 115, 116, 117, 118 based on instructions from the controller 134.

  In the operation of the switch device 10, when data from the node 6 is stored in the input buffer 111 through the input port 101, the data is sent to the routing information extraction circuit 121. The routing information extraction circuit 121 that has received the data extracts the routing information from the data and sends it to the routing circuit 131. The data is sent to the data switch circuit 100. The data switch circuit 100 outputs the data to either the output buffer 115 or 116, 117, 118 corresponding to the output port number in accordance with an instruction from the routing circuit 131.

  The routing circuit 131 that has received the routing information performs the following processing.

  The routing information consists of a transfer destination address and a transfer source address. The routing circuit 131 extracts the leftmost 2 bits of the transfer destination address and notifies the data switch circuit 100 of the value as the output port number. The routing information is shifted by 2 bits to the left, and as a result, the input port number is stored in the 2 rightmost bits that are empty.

  In the above conventional example, since all routing routes are specified, the data length of the routing information increases as the network becomes larger and the routing route becomes longer. Therefore, a separate routing table is provided, and the transfer route is designated in the table. The table suppresses an increase in data length by being specified by the header of the message packet (for example, Patent Document 1).

JP-A-1-126760 (Claim 1 and FIG. 5)

  In the conventional routing method, since routing is performed only by the port number of the transfer destination, when a plurality of switch devices are connected, a specific switch device cannot be specified. If a specific switch device can be designated, the switch device can be provided with a storage circuit to store routing information and to share the routing information among a plurality of nodes. Also, if transfer data is lost on a network with multiple routes, it cannot be determined. In addition, since routing is performed using only the transfer destination port number, data cannot be sent to a plurality of transfer destinations at a time.

  In order to solve the above-described problems, a routing counter indicating the number of times of passing through the switch device, not a routing based only on the transfer destination port number, a multi-access bit indicating transfer to a plurality of nodes or switch devices, and the switch device itself The problem is solved by having a bit indicating that the access is to the storage device.

  When the switch device has four input ports and output ports, the routing information includes 2 bits for the transfer destination port number for each transfer destination address, 1 bit for multi access, and 1 bit for SW access. And 2 bits are added. In addition to the transfer destination address and the transfer source address, a routing counter that counts the number of switch devices that pass on the transfer path is added.

  An object of the present invention is to provide a storage device in a data switch circuit of a switch device to store routing data and to refer to the data in order to prevent the routing information of data to be communicated between processes from becoming long. Is provided in the routing information, and a plurality of routes can be specified to prevent the routing information itself from becoming too long.

  Another object of the present invention is to provide a counter for detecting a phenomenon in which transfer data strays within a switch network composed of a plurality of switch devices, and detect that an error has occurred when the transfer data passes through a specified number of switch devices.

  For this reason, a processor or other device is connected to the input port and output port of a switch network in which a plurality of the switch devices are connected in units of switch devices having input ports and output ports in four directions of X and Y. In the switch network device in which the devices of the above are connected as nodes and the data of inter-node communication is routed on the switch network and transmitted and received, the nodes send the data with the routing information to the other nodes. And a receiving means for receiving data to which routing information is attached from another node from the switch network, wherein the switch device receives data input from four directions of X and Y, respectively. 4 input ports and An input buffer for temporarily storing data, a routing information extraction circuit for extracting routing information from data in the input buffer, a routing circuit for instructing a data switch circuit of a data transfer destination based on the routing information, and A data switch circuit that transfers the data to a destination output port; a storage unit that is connected to the data switch circuit and stores routing data referred to by designation of routing information; and An output buffer for storing X and Y directions in four directions, and four output ports for outputting data of the output buffer, respectively, and the switch network includes a plurality of switch devices in the X and Y directions. Connect the input port and output port to each other, And forming a switch network.

Further, the switch device sets the left input port and output port of X to “0”,
Y's upward input and output ports are numbered "1", X's right input and output ports are "2", and Y's downward input and output ports are numbered "3". It is characterized by identifying.

  Further, the routing information includes a transfer destination address part, a transfer source address part, and a counter part, and the transfer destination address part uses the output port number of the switch device in the switch network as a transfer destination address. The transfer source address section arranges the input port number of the switch device in the switch network as a transfer source address, and the counter section indicates a planned number of switch devices that pass on the switch network. And

  Further, the transfer destination address has a data length of 4 bits, the first 1 bit from the left designates the SW access bit for designating access to the storage circuit, and the second 1 bit from the left comprises the switch device A multi-access bit designating data output for all port numbers other than the input port number, and the output port number to which the third and fourth 2 bits from the left are the transfer destination are indicated in binary.

  Furthermore, the predetermined number is a number obtained by subtracting 1 each time the switch device passes through the number of switch devices passing through the switch network.

  The effect of the present invention is that a plurality of routes can be designated without increasing the routing information of data for communication between nodes. The reason is that the data switch circuit of the switch device is provided with a storage device to store the routing data, and the routing information is provided with a designation for referring to the data, thereby enabling a plurality of path designations.

  Furthermore, another effect is that the transfer data can detect a phenomenon of stray on a switch network composed of a plurality of switch devices and can perform error processing. The reason for this is that a counter unit is provided in the routing information, the number of switch devices to be passed is set, the switch device is counted down each time it passes, and zero values are detected, so that it passes over the specified number of switch devices. This is because it can be detected as an error.

  Referring to FIG. 1 showing the configuration of this embodiment, the unit switch device 5 includes four input ports 61, 62, 63, 64 and output ports 65, 66, 67, 68, and a node or other switch. Connect to the device to form a network as shown in FIG. The switch device 5 is built in the switch device 5 in the same manner as the input buffers 71, 72, 73, 74 for temporarily storing data input from the input ports 61, 62, 63, 64, and outputs data from the data switch circuit 10. Output buffers 75, 76, 77, 78 for temporary storage, routing information extraction circuits 81, 82, 83, 84 for extracting routing information from data, and routing for receiving routing information from the routing information extraction circuit and performing routing processing The input data from the circuits 91, 92, 93, 94 and the input buffers 61, 62, 63, 64 are transferred to the output buffers 75, 76, 77, 78 based on instructions from the routing circuits 91, 92, 93, 94. And a data switch circuit 10 for transmitting.

  The data switch circuit 11 includes a storage circuit 11 that holds routing data and is referred to by designation of routing information.

  Referring to FIG. 2 showing the configuration of the routing information, the routing information 20 is a switch device that passes through the data input to the switch device 5 with the number of the output port routed through the data switch circuit 10 as the transfer destination port number. The transfer destination port number 211 to the transfer destination port number 214 are listed in this order. Further, when the data is output from the output port of the switch device and is input to the next-stage switch device, the input port of the switch device is used as the transfer source port, and the transfer source port number 211 to the transfer source port number 224 are passed in the order of the passing switch device. Are listed.

  The counter unit sets the number of switch devices scheduled to pass as a counter value, and subtracts 1 each time it passes through the switch device. When the counter value is zero and input to the switch device, it is detected as an error.

  The item of the transfer destination port number is 4-bit data. The first left of the 4-bit length is the SW access bit. When this bit is 1, the data in the storage unit 11 is referred to by the access bit for the storage unit 11 of the data switch circuit. The second from the left of the 4-bit length is a multi-access bit, and when the bit is 1, data is output to all output ports on the output side of the switch device 5. The third and fourth from the left of the 4-bit length are transfer destination port numbers indicated in binary.

  Next, the operation of this embodiment will be specifically described. First, based on the connection configuration shown in FIG. 3, the routing of transfer data will be described in association with each unit as the switch network 30.

  Referring to FIG. 3, node 1 is port 0 of switch device 31, node 2 is port 2 of switch device 33, node 3 is port 2 of switch device 34, node 4 is port 3 of switch device 34, Nodes 5 are connected to port 0 of the switch device 34, respectively. Port 2 of switch device 31 is connected to port 0 of switch device 32, port 2 of switch device 32 is connected to port 0 of switch device 33, port 3 of switch device 33 is connected to port 1 of the switch device, and switch A network 30 is formed. When the network 30 is transferred from the node 1 to the node 3, the update status of the routing information is shown in FIG.

  In FIG. 4, the SW access bit and the multi-access bit are set to zero, and the state in which the routing information is updated every time the switch devices 31, 32, 33, and 34 are passed is illustrated.

Next, FIGS. 5 and 6 will be described with reference to FIGS. A transfer process from the node 1 to the node 3 via the switch devices 31, 32, 33, and 34 will be described as an example. The switch device 31 is connected to the node 1 and the switch device 32. Port 0 of switch device 31 is connected to node 1 and port 2 is connected to port 0 of switch device 32. The input port 0 of the switch device 31 sends data from the switch network 30 to the input buffer (step 51 in FIG. 5). The input buffer holds the input data to the switch device 5 (step 52 in FIG. 5), the routing information extraction circuit 81 transfers the data to the switch circuit, extracts the routing information from the data, and the routing information is transferred to the routing circuit. 91 (step 53 in FIG. 5). The routing circuit 91 performs a routing process based on the routing information sent from the routing information extraction circuit 81 (step 54 in FIG. 5).

  Referring to FIG. 6, in the routing process, if the routing circuit that receives the routing information refers to the routing counter unit and is “0” (Y in step 601 in FIG. 6), it is reported as an error (FIG. 6). 6 step 602). If it is other than “0” (N in Step 601), the routing counter is decremented by 1 and the value is stored in the routing information 20 (Step 603). Next, the transfer destination address 211 and the transfer source address 221 of the routing information 20 are shifted and set to the left by 4 bits (steps 604 and 605), and the data being processed is received at the rightmost 4 bits of the transfer source address 222. The input port number is stored (step 606). Thereafter, referring to the SW access bit 2111, if it is “1” (Y in Step 607), the SW access signal is transmitted to the data switch circuit 10, and the process is terminated (Step 608). If the SW access bit 2111 is not “1” (N in Step 607), the multi-access bit 2112 is referred to, and if it is “1” (Y in Step 609), a multi-access signal is transmitted to the data switch circuit 10. (Step 610). If neither bit is “1”, the transfer destination port number 2113 is confirmed, and the transfer destination port number 2113 is transmitted to the data switch circuit 10 (steps 611 to 618).

  The data switch circuit 10 receives data from the routing information extraction circuit 81 and receives the SW access signal / multi-access signal / transfer destination port number 2113 from the routing circuit. When the SW access bit 2111 is “1”, the storage unit 11 is accessed. When the multi-access bit 2112 is “1”, the same number as the transfer source port number that received the transfer data being processed is set. The data being processed is sent to all output ports other than the output port it has. If both the SW access bit 2111 and the multi-access bit 2112 are not “1”, the data being processed is sent to the output port indicated by the transfer destination port number. The output buffer holds transfer data transferred from the data switch circuit 10 to a node or another switch device.

  The present invention is applied to a crossbar switch or a multistage switch circuit used in a network that forms a communication path for performing high-speed communication between processors and devices in a multiprocessor system or cluster system.

It is a figure which shows the structure of the Example of this invention. It is a figure which illustrates the item structure of routing information. It is a figure which illustrates a network structure. It is an example of the update condition of the routing information in transferring the network. It is a flow of routing information in the switch device. It is a figure which illustrates the routing control method by routing information. The conventional switch apparatus is illustrated.

Explanation of symbols

1 to 4 nodes 5 switch devices 10 data switch circuits 11 storage circuits 20 routing information 30 networks 61 to 64 input ports 65 to 68 output ports 71 to 74 input buffers 75 to 78 output buffers 81 to 84 routing information extraction circuits 91 to 94 routing circuit

Claims (6)

Connected as a node to the input port and output port of a switch network in which a plurality of switch devices are connected in units of switch devices having input ports and output ports in four directions X and Y. In a switch network device for routing and transmitting data of communication between nodes on the switch network,
The node is
To other nodes, transmission means for sending data with routing information to the switch network;
Receiving means for receiving data with routing information from other nodes from the switch network, and
The switch device is
Four input ports for receiving data input from four directions of X and Y respectively;
An input buffer for temporarily storing data from the input port;
A routing information extraction circuit for extracting routing information from the data in the input buffer;
A routing circuit for instructing the data switch circuit on the data transfer destination based on the routing information;
Based on the instruction, a data switch circuit that transfers the data to a destination output port;
A storage unit connected to the data switch circuit and storing routing data referred to by designation of routing information;
An output buffer in four directions X and Y for temporarily storing the routed data;
Four output ports for outputting the data of the output buffer,
With
The switch network is
A switch network device, wherein a plurality of the switch devices are connected in the X and Y directions, and a plurality of input ports and output ports are connected to each other to form a predetermined switch network. The switch device is
Set the left input port and output port of X to “0”,
Set the upper input port and output port of Y to “1”,
Set the right input port and output port of X to “2,”
Y downward input port and output port to “3”,
2. The switch network device according to claim 1, wherein the switch network device is identified with a number. The routing information is
A transfer destination address part, a transfer source address part, and a counter part;
The forwarding address part is
The output port number of the switch device in the switch network is arranged as a transfer destination address,
The forwarding address part is
An input port number of the switch device in the switch network is arranged as a transfer source address,
The counter unit is
The switch network device according to claim 1, wherein the switch network device indicates a planned number of switch devices that pass on the switch network. The forwarding address is
Has a data length of 4 bits,
The first 1 bit from the left is the SW access bit for designating access to the memory circuit;
A second bit from the left is a multi-access bit for designating data output to all port numbers other than the input port number of the switch device;
4. The switch network device according to claim 3, wherein the third and fourth 2 bits from the left indicate the output port number as a transfer destination in binary. The planned number is
4. The switch network device according to claim 3, wherein the switch network device is a number obtained by subtracting 1 each time the switch device passes through the switch network. Connected as a node to the input port and output port of a switch network in which a plurality of switch devices are connected in units of switch devices having input ports and output ports in four directions of X and Y. In a transfer control method for a switch network device for routing and transferring data of communication between nodes on the switch network,
It passes over the switch network, a transfer destination address that sequentially arranges output port numbers output from the switch device from the node as transfer destination addresses, a transfer source address that arranges input port numbers of the switch device in order as transfer source addresses, and the switch network. A counter value indicating a planned number of switch devices, and routing information including the step of sending data to the switch network;
Incorporating and analyzing the routing information of the data into a switching device, determining the counter value, and when it is zero, notifying an error as a failure and ending,
When the counter value is not zero, counting down the value;
Extracting the left 4 bits of the forwarding address;
Shifting the forwarding address and forwarding address of the routing information to the left by 4 bits;
Setting the port number input by the transfer data in the rightmost 2 bits of the routing information;
Determining a SW access bit of the 4 bits, and setting a SW access signal when the SW bit is 1,
Setting a multi-access signal when the SW bit is not 1 and the multi-access bit is 1,
When the SW access bit and the multi-access bit are not 1 and the transfer destination port number is zero, setting the transfer destination port signal to zero;
When the transfer destination port number is 1, setting the transfer destination port signal to 1;
When the transfer destination port number is 2, setting the transfer destination port signal to 2;
When the transfer destination port number is 3, setting the transfer destination port signal to 3;
A transfer control method for a switch network device.

Images