[go: up one dir, main page]

JP2004221381A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2004221381A
JP2004221381A JP2003007994A JP2003007994A JP2004221381A JP 2004221381 A JP2004221381 A JP 2004221381A JP 2003007994 A JP2003007994 A JP 2003007994A JP 2003007994 A JP2003007994 A JP 2003007994A JP 2004221381 A JP2004221381 A JP 2004221381A
Authority
JP
Japan
Prior art keywords
semiconductor element
heat
semiconductor
circuit board
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003007994A
Other languages
Japanese (ja)
Other versions
JP4096741B2 (en
Inventor
Kazuhiro Nobori
一博 登
Yuhei Yamashita
裕平 山下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2003007994A priority Critical patent/JP4096741B2/en
Publication of JP2004221381A publication Critical patent/JP2004221381A/en
Application granted granted Critical
Publication of JP4096741B2 publication Critical patent/JP4096741B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H10W72/5522
    • H10W72/5524
    • H10W72/879
    • H10W72/884
    • H10W74/00
    • H10W90/753

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device which is provided with a thermal conduction restricting means to enhance the junction reliability. <P>SOLUTION: The semiconductor device has a plurality of kinds of semiconductor elements 11, 12 having a different heat resistance and a circuit substrate 15 mounting the semiconductor elements 11, 12, and the thermal conduction restricting means is provided to connect with the semiconductor element 11 which is higher in the heat resistance out of the semiconductor elements 11, 12. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は、半導体素子を有する半導体装置に関するもので、例えばモータ駆動用のトランジスタやダイオード等の半導体素子を有する半導体装置に関する。
【0002】
【従来の技術】
近年、IGBT(絶縁ゲート型バイポーラトランジスタ)やMOSFETなどのパワー回路のスイッチング用半導体素子は、高性能及び高機能化に伴い発熱量が多くなり、熱に関する問題が発生している。従来の半導体素子のパッケージ構造を図5に示す。
【0003】
図5は、トランジスタやダイオードの半導体素子パッケージに使用されているTO220パッケージで、1Aはトランジスタ、1Bはダイオード、2はSnAgCu系はんだ、Pb系はんだ、AuSn系はんだ等に代表される高温はんだ、3は熱拡散板(銅)、4は金属ワイヤ(アルミ又は金)、5は金属リード、6はエポキシ樹脂、7は2次回路基板、8は回路基板上配線パターン、9ははんだ、10は放熱板である。
【0004】
以上のように構成されるTO220パッケージについて、以下に説明する。
【0005】
まず、トランジスタ1A及びダイオード1Bの半導体素子1を、高温はんだ2により熱拡散板3に接続する。次に、金属ワイヤ4を用いて、トランジスタ1Aとダイオード1Bとの間、及びこれらの半導体素子1と金属リード5との間を電気的に接合する。尚、通常、金属ワイヤ4は、アルミニウム線又は金線を使用する。例えば、金属ワイヤ4をアルミニウムで用いた場合、半導体素子1の電極はアルミニウムにより形成されているので、常温の状態で電極の表面におけるアルミニウムと、金属ワイヤ4のアルミニウムとを、超音波エネルギーを印加しながら圧接すると、それぞれのアルミニウム表面の酸化膜が除去され、接合が得られる。金属ワイヤ4を、銅にニッケルメッキした金属リード5まで引き回し、金属リード5にウエッジボンディング方式にて接合する。
【0006】
そして、半導体素子1及び金属ワイヤ4の物理的保護と信頼性向上とを目的として、トランスファー成形技術又はインジェクション成形技術を用いて、半導体素子1、金属ワイヤ4及び熱拡散板3を覆って、エポキシ樹脂6による封止を行う。これらの工程により、半導体素子1、高温はんだ2、熱拡散板3、金属ワイヤ4、金属リード5及びエポキシ樹脂6により形成された、「TO―220」と呼ばれる電子部品が完成する。
【0007】
次に、金属リード5が、2次回路基板7の挿入穴に挿入された状態で、2次回路基板7の上に電子部品「TO−220」を置き、2次回路基板7全体をディップ工法で、金属リード5と2次回路基板7上にある回路基板上配線パターン8とをはんだ9により、電気的かつ物理的に接合する。
【0008】
ところで、上述の構成では、半導体素子1の表面温度は、エポキシ樹脂6の材料物性値であるガラス転移温度Tgにより、使用温度制限が与えられる。そこで放熱性を高め、半導体素子の温度を下げるために、半導体素子1から発生した熱を、熱拡散板3、エポキシ樹脂6から放熱板10への熱伝導を良くして改善しようとする取組みが多かった。
【0009】
例えば、エポキシ樹脂を使用せず、半導体素子の放熱性を高める方法は、特許文献1に記載されたものが、一般的に知られている。この方法は、パッケージ基板と同一材料で放熱板を形成することを特徴としている。
【0010】
【特許文献1】
特開平01−151257号公報(第2−3頁、第1図)
【0011】
【発明が解決しようとする課題】
しかしながら、上述した特許文献1の構造では、半導体素子の温度がパッケージ基板によく伝達し、パッケージ基板の温度が上昇する。その結果、パッケージ基板からの熱伝導により、リードフレームが温度上昇する。このため、リードフレームと外部の回路基板とを電気的かつ物理的に接合するはんだ接合部分において、温度上昇による接合信頼性の低下が問題になっている。
【0012】
本発明は、上述の問題点を解決するためになされたもので、熱伝導抑制手段を設け、接合信頼性を向上させた半導体装置を提供することを目的とする。
【0013】
【課題を解決するための手段】
この目的を達成するために本発明は、耐熱性の異なる複数種類の半導体素子と、これらの半導体素子を実装した回路基板とを有し、前記半導体素子の中で耐熱性の高い方の半導体素子の接続に熱伝導抑制手段を設けた構成としている。
【0014】
これにより、半導体装置内部の熱伝導を抑制することが可能となり、接合信頼性を向上させた半導体装置を得ることができる。
【0015】
【発明の実施の形態】
以下、図面を参照しながら本発明について説明をする。なお、各図において、同じ構成要素については同じ符号を付して、説明を省略する。
【0016】
図1は、本発明の第1の実施の形態にかかる半導体装置を示しており、耐熱特性の異なる2つの半導体素子、SiC半導体素子11とSi半導体素子12とを混載させている。SiC半導体素子11の特徴は、400℃でも動作する高耐熱性であり、Si半導体素子12と比較して低損失を実現している。Si半導体素子12は耐熱性が低く、150℃以下での使用に限定される。このように、特性の異なる半導体素子を同一パッケージに実装する場合、耐熱温度によって熱伝導抑制手段を変える必要がある。
【0017】
熱伝導抑制手段の一例を、図2に示す。半導体素子13は、モータ等の駆動機器への駆動電流のスイッチングに用いられ、発熱するため放熱処置が必要な駆動用半導体素子であり、トランジスタや、ダイオードから構成される。この半導体素子13に突起電極14を形成する。突起電極14は、図示しない金属ボールを、100〜300℃の加熱と60kHzの超音波を印加することにより、半導体素子13に接合している。そして、回路基板15の上にある金属配線と、再び熱と超音波により金属間接合し、電気的かつ物理的に接合を行なう。この時、突起電極14の形状を0.3mmφ〜1.0mmφに変化させることにより、電気及び熱の流れを抑制することができる。すなわち、突起電極14から流れる熱を、突起電極14の形状、例えば大きさにより抑制している。
【0018】
また、この状態で金属ワイヤ16を接合する。金属ワイヤ16はアルミまたは金で形成されており、半導体素子13及び金属リード17に対し、前述のアルミ線のウェッジボンディング工法や金ワイヤのボールボンディング工法により形成される。この時、金属ワイヤ16の形状、例えば線径を変化させることにより熱伝導を抑制することができる。
【0019】
さらに、回路基板15は、回路基板内減圧空間18と、絶縁材19と、金属ケース20を有しており、この状態で減圧雰囲気に投入し、金属ケース20を圧接し、パッケージとして完成する。パッケージを大気状態に戻すと、金属ケース20内は減圧された状態のため、金属ケース20と回路基板15との密着性は継続される。すなわち、半導体素子13と回路基板15との隙間部分は、減圧空間21になるため、熱の輻射による伝達は少なくなっている。
【0020】
そして、金属リード17は、放熱手段である放熱板22を介して2次回路基板23上の配線パターン24にはんだ25により接続されている。
【0021】
なお、半導体装置がトランジスタの場合、金属リード17は3本以上ある。1本は半導体素子13の下部電極と電気的に接合され、図2においては真中の金属リード17に相当する。残り2本の金属リードは、半導体素子13の上部にある2ヶ所の電極に接合され、図2においては左右の金属リード17に相当する。
【0022】
ここで、半導体素子13が駆動状態である際の、熱の流れについて説明する。
半導体素子13は、100V〜1500Vの電圧をONとOFFするスイッチ素子である。このスイッチング動作において、損失が発生する。通常のIGBTなどの半導体素子では、印加電力に対し10%は熱損失になる。熱は、電気的なスイッチング動作を行っている半導体素子13全体から発生し、スイッチング動作を行っている限り発生するため、電気の変換ロスから発生した熱を適切に処理しないと、半導体素子13の誤動作や破壊につながる。
【0023】
しかしながら、はんだ25接合部分は熱に弱いため、できる限り熱を流したくない。そこで、半導体素子13の周囲を減圧空間21に置き、外部への放熱を遮断する構成としている。このとき、半導体素子13自身の温度上昇が問題となるが、半導体素子13にSiを用いる場合は120℃〜200℃を上限に、SiCを用いる場合は300℃〜400℃を上限に設計する。減圧空間21は、魔法瓶と同様の効果を持つため、回路基板15から金属リード17への熱の流れを抑制するため、半導体素子13の熱と金属リード17との熱勾配が大きくなる。また、回路基板内減圧空間18によって、同様の効果を得ることができる。この場合、半導体素子13を実装した部分に回路基板内減圧空間18を設けることで、より効果を高めることが可能となる。
【0024】
さらに、2次回路基板23上のはんだ25接合部分の温度上昇を抑えるため、金属リード17に対し、放熱板22をかしめて接合している。これにより、回路基板15から伝わった熱は、金属リード17を伝導し、その一部は放熱板22にて空気中に放熱され、残部がはんだ25接合部に伝熱される。はんだ25接合部は、接合される形状、基板材料、半導体駆動条件などで異なるが、最大温度が80℃〜125℃になるように設計している。
【0025】
このように、半導体素子13に対し、熱伝導抑制手段を設けることによって、周囲への熱の影響を少なくするようにしている。これによって、図1に示すように特性の異なる2つの半導体素子、SiC半導体素子11とSi半導体素子12とを混載させている。すなわち、同一の回路基板15に、耐熱性の高いSiC半導体素子11は、突起電極14を介し回路基板15に接合して断熱効果を高め、また耐熱性の低いSi半導体素子12は、放熱促進手段として、下面電極の全面を回路基板15に接合し、放熱性を良くしている。このような構造により、耐熱性のことなる半導体を同一パッケージに実装することができる。
【0026】
熱伝導抑制手段の他の例を、図3に示す。図3において、26は金属接触部、27は金属リード押圧部であり、使用される電流が大きく、半導体素子13のスイッチングロスが大きく、発熱量が多い場合に適用できる。半導体素子13の下面電極の全面を用いて回路基板15に接合しているので、許容電流値を上げることができ、したがって大きな電流を流すことができる。しかしながら、熱伝導も良くなるので、回路基板15内の回路基板内減圧空間18によって、断熱効果を得ている。半導体素子13の温度が200℃〜400℃になると、図2で示した200℃以下で使用するアルミ線や金線による接合が、金属の軟化や、半導体素子13内部への金属拡散の増大により使用できなくなる。このため、半導体素子13を金属リード押圧部27により押圧することで、回路基板15と金属リード押圧部27との間に挟み込む。金属リード押圧部27は、200℃〜400℃の温度に耐えるよう、接触部にはモリブデンを塗布している。これにより、熱応力が掛かっても接合部分が動くため、応力を開放することができる。
【0027】
以上のように、半導体素子と回路基板との電気的接続を、従来の配線用ワイヤに変えて突起電極及び金属片を使用することにより、浮遊インダクタンスや導通抵抗の低減を図ることができ、装置全体の小型化を図ることもできる。さらに、金属片及び半導体素子を絶縁樹脂材にてモールドし、かつ回路基板、絶縁樹脂材、及び放熱部材を一体化することにより、半導体素子からの熱の放散を従来に比べて高めることができる。
【0028】
なお、半導体素子の電極、並びに突起電極に金メッキを施すことで、これらの素材がアルミニウムにてなる場合であっても、半田接合を行うことが可能となる。また、半導体素子の電極の直下にバリア金属を設けることで、半導体素子、特に電極には金メッキを施す必要がなくなり、さらに、半導体素子の側面に保護材を設けることで、半導体素子の接合工程にて当該半導体素子の損傷を防止することが可能となる。
【0029】
図4は、本発明の第2の実施の形態にかかる半導体装置を示しており、特性の異なる2つの半導体素子、SiC半導体素子11とSi半導体素子12とを、同一パッケージに実装する構造を示している。耐熱性の高いSiC半導体素子11は、突起電極14を介し、Si半導体素子12の上に積層されている。この時、突起電極14の断面積を変化させることにより、SiC半導体素子11とSi半導体素子12との温度差を抑制することが可能となる。この構造により、複数のチップを小さな面積に実装することができ、また耐熱性により積層する場所を決めることができる。
【0030】
また、複数の半導体素子を積層する場合、積層された半導体素子間も突起電極で接続することで、浮遊インダクタンスや導通抵抗の低減を図ることができる。
【0031】
なお、熱の伝達は、材料物性である熱伝導係数と形状によって決定される。この熱の流れ易さや流れ難さを、一般的に熱抵抗R(℃/W)で定義している。熱抵抗の意味は電気的な抵抗と同様で、ある形状に与えた熱量(W)に対して、温度差(℃)が発生した場合、その物体が持っている特性のことを示し、熱抵抗が高いと熱を抑制する効果を持つ。そして、熱抵抗を高くするためには、熱伝導率の低い材料選定や、熱が流れ難い形状(例えば熱の流れる断面積が小さい、熱の流れる経路が長い等)、他の物質(空気や水)へ放熱する面積が少ない、及び放熱する他の物質が少ない(例えば真空断熱)等の方法がある。実施の形態で記載した突起電極や金属ワイヤの形状を工夫するということは、この熱抵抗を高めることを意味し、形状以外を工夫することによって、熱抵抗を高めても同様の効果が得られる。
【0032】
【発明の効果】
以上のように本発明によれば、耐熱性の異なる複数種類の半導体素子と、これらの半導体素子を実装した回路基板とを有し、前記半導体素子の中で耐熱性の高い方の半導体素子の接続に熱伝導抑制手段を設けることで、放熱と断熱の効果を同一パッケージ内部に搭載することができ、装置構成に比べて積層する構造により小型化することができる。したがって、Si半導体とSiC半導体を混載できるパッケージを提供することができる。
【図面の簡単な説明】
【図1】本発明の第1の実施の形態にかかる半導体装置を示す図
【図2】熱伝導抑制手段を説明する図
【図3】熱伝導抑制手段を説明する図
【図4】本発明の第2の実施の形態にかかる半導体装置を示す図
【図5】従来の半導体素子のパッケージ構造を示す図
【符号の説明】
11 SiC半導体素子
12 Si半導体素子
14 突起電極
15 回路基板
16 金属ワイヤ
17 金属リード
18 回路基板内減圧空間
20 金属ケース
22 放熱板
23 2次回路基板
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a semiconductor device having a semiconductor element, for example, a semiconductor device having a semiconductor element such as a transistor or a diode for driving a motor.
[0002]
[Prior art]
2. Description of the Related Art In recent years, switching semiconductor elements for power circuits such as IGBTs (insulated gate bipolar transistors) and MOSFETs have increased heat generation with higher performance and higher functionality, and have caused heat-related problems. FIG. 5 shows a package structure of a conventional semiconductor device.
[0003]
FIG. 5 shows a TO220 package used for a semiconductor element package of a transistor or a diode. 1A is a transistor, 1B is a diode, 2 is a high-temperature solder represented by SnAgCu solder, Pb solder, AuSn solder, and the like. Is a heat diffusion plate (copper), 4 is a metal wire (aluminum or gold), 5 is a metal lead, 6 is an epoxy resin, 7 is a secondary circuit board, 8 is a wiring pattern on a circuit board, 9 is solder, and 10 is heat radiation. It is a board.
[0004]
The TO220 package configured as described above will be described below.
[0005]
First, the semiconductor element 1 of the transistor 1A and the diode 1B is connected to the heat diffusion plate 3 by the high-temperature solder 2. Next, the metal wire 4 is used to electrically connect between the transistor 1A and the diode 1B and between the semiconductor element 1 and the metal lead 5. In addition, usually, the metal wire 4 uses an aluminum wire or a gold wire. For example, when the metal wire 4 is made of aluminum, since the electrode of the semiconductor element 1 is formed of aluminum, ultrasonic energy is applied between the aluminum on the surface of the electrode and the aluminum of the metal wire 4 at room temperature. When pressed while pressing, the oxide film on each aluminum surface is removed, and bonding is obtained. The metal wire 4 is routed to the metal lead 5 plated with nickel on copper, and joined to the metal lead 5 by a wedge bonding method.
[0006]
Then, for the purpose of physical protection and reliability improvement of the semiconductor element 1 and the metal wire 4, the semiconductor element 1, the metal wire 4 and the heat diffusion plate 3 are covered by using a transfer molding technique or an injection molding technique. Sealing with resin 6 is performed. Through these steps, an electronic component called "TO-220" formed by the semiconductor element 1, the high-temperature solder 2, the heat diffusion plate 3, the metal wires 4, the metal leads 5, and the epoxy resin 6 is completed.
[0007]
Next, with the metal lead 5 inserted into the insertion hole of the secondary circuit board 7, the electronic component “TO-220” is placed on the secondary circuit board 7 and the entire secondary circuit board 7 is dipped. Then, the metal leads 5 and the wiring pattern 8 on the circuit board on the secondary circuit board 7 are electrically and physically joined by the solder 9.
[0008]
By the way, in the above-described configuration, the surface temperature of the semiconductor element 1 is limited in use temperature by the glass transition temperature Tg which is a material property value of the epoxy resin 6. Therefore, in order to enhance heat dissipation and lower the temperature of the semiconductor element, there is an effort to improve the heat generated from the semiconductor element 1 by improving the heat conduction from the heat diffusion plate 3 and the epoxy resin 6 to the heat dissipation plate 10. There were many.
[0009]
For example, a method described in Patent Literature 1 is generally known as a method for improving heat dissipation of a semiconductor element without using an epoxy resin. This method is characterized in that the heat sink is formed of the same material as the package substrate.
[0010]
[Patent Document 1]
JP-A-01-151257 (page 2-3, FIG. 1)
[0011]
[Problems to be solved by the invention]
However, in the structure of Patent Document 1 described above, the temperature of the semiconductor element is well transmitted to the package substrate, and the temperature of the package substrate rises. As a result, the temperature of the lead frame rises due to heat conduction from the package substrate. For this reason, there has been a problem in that the reliability of the joint due to a rise in temperature is reduced in the solder joint where the lead frame and the external circuit board are electrically and physically joined.
[0012]
The present invention has been made in order to solve the above-described problems, and has as its object to provide a semiconductor device provided with a heat conduction suppressing unit and having improved junction reliability.
[0013]
[Means for Solving the Problems]
In order to achieve this object, the present invention has a plurality of types of semiconductor elements having different heat resistances, and a circuit board on which these semiconductor elements are mounted, and a semiconductor element having a higher heat resistance among the semiconductor elements. Is provided with a heat conduction suppressing means.
[0014]
Thereby, heat conduction inside the semiconductor device can be suppressed, and a semiconductor device with improved junction reliability can be obtained.
[0015]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, the present invention will be described with reference to the drawings. In the drawings, the same components are denoted by the same reference numerals, and description thereof will be omitted.
[0016]
FIG. 1 shows a semiconductor device according to a first embodiment of the present invention, in which two semiconductor elements having different heat resistance characteristics, a SiC semiconductor element 11 and a Si semiconductor element 12, are mounted together. The feature of the SiC semiconductor element 11 is that it has high heat resistance that operates even at 400 ° C., and realizes lower loss than the Si semiconductor element 12. The Si semiconductor element 12 has low heat resistance and is limited to use at 150 ° C. or lower. Thus, when semiconductor elements having different characteristics are mounted in the same package, it is necessary to change the heat conduction suppressing means depending on the heat resistance temperature.
[0017]
FIG. 2 shows an example of the heat conduction suppressing means. The semiconductor element 13 is used for switching a driving current to a driving device such as a motor, and is a driving semiconductor element that generates heat and requires heat radiation treatment, and includes a transistor and a diode. The protruding electrode 14 is formed on the semiconductor element 13. The projecting electrode 14 is joined to the semiconductor element 13 by heating a metal ball (not shown) at 100 to 300 ° C. and applying an ultrasonic wave of 60 kHz. Then, the metal wiring on the circuit board 15 is again bonded to the metal by heat and ultrasonic waves, and the bonding is performed electrically and physically. At this time, by changing the shape of the protruding electrode 14 to 0.3 mmφ to 1.0 mmφ, the flow of electricity and heat can be suppressed. That is, the heat flowing from the bump electrode 14 is suppressed by the shape, for example, the size of the bump electrode 14.
[0018]
In this state, the metal wires 16 are joined. The metal wire 16 is formed of aluminum or gold, and is formed on the semiconductor element 13 and the metal lead 17 by the above-described aluminum wire wedge bonding method or gold wire ball bonding method. At this time, heat conduction can be suppressed by changing the shape of the metal wire 16, for example, the wire diameter.
[0019]
Further, the circuit board 15 has a reduced-pressure space 18 in the circuit board, an insulating material 19, and a metal case 20. In this state, the circuit board 15 is put into a reduced-pressure atmosphere, and the metal case 20 is pressed to complete a package. When the package is returned to the atmospheric state, since the pressure inside the metal case 20 is reduced, the adhesion between the metal case 20 and the circuit board 15 is maintained. That is, since the gap between the semiconductor element 13 and the circuit board 15 becomes the decompression space 21, the transmission by heat radiation is reduced.
[0020]
The metal lead 17 is connected to a wiring pattern 24 on a secondary circuit board 23 by a solder 25 via a heat radiating plate 22 serving as a heat radiating means.
[0021]
When the semiconductor device is a transistor, there are three or more metal leads 17. One is electrically connected to the lower electrode of the semiconductor element 13 and corresponds to the middle metal lead 17 in FIG. The remaining two metal leads are joined to two electrodes on the upper part of the semiconductor element 13 and correspond to the left and right metal leads 17 in FIG.
[0022]
Here, the flow of heat when the semiconductor element 13 is in a driving state will be described.
The semiconductor element 13 is a switch element that turns on and off a voltage of 100 V to 1500 V. In this switching operation, a loss occurs. In a normal semiconductor device such as an IGBT, heat loss is 10% of applied power. Heat is generated from the entire semiconductor element 13 that is performing an electrical switching operation, and is generated as long as the switching operation is performed. Therefore, unless the heat generated from the conversion loss of electricity is properly processed, the semiconductor element 13 It leads to malfunction and destruction.
[0023]
However, since the solder 25 joint is weak to heat, it is not desirable to flow heat as much as possible. Therefore, a configuration is adopted in which the periphery of the semiconductor element 13 is placed in the reduced-pressure space 21 to block heat radiation to the outside. At this time, the temperature rise of the semiconductor element 13 itself becomes a problem. However, when Si is used for the semiconductor element 13, the upper limit is 120 ° C. to 200 ° C., and when SiC is used, the upper limit is 300 ° C. to 400 ° C. Since the decompression space 21 has the same effect as a thermos, the flow of heat from the circuit board 15 to the metal leads 17 is suppressed, and the heat gradient between the heat of the semiconductor element 13 and the metal leads 17 increases. The same effect can be obtained by the reduced pressure space 18 in the circuit board. In this case, the effect can be further enhanced by providing the decompressed space 18 in the circuit board in the portion where the semiconductor element 13 is mounted.
[0024]
Further, in order to suppress a rise in the temperature of the solder 25 joining portion on the secondary circuit board 23, the heat sink 22 is caulked to the metal lead 17. As a result, the heat transmitted from the circuit board 15 is conducted to the metal leads 17, a part of the heat is radiated into the air by the heat radiating plate 22, and the rest is transferred to the solder 25 joint. The solder 25 joint is designed so that the maximum temperature is 80 ° C. to 125 ° C., although it differs depending on the shape to be joined, the substrate material, the semiconductor driving conditions, and the like.
[0025]
Thus, by providing the semiconductor element 13 with the heat conduction suppressing means, the influence of heat on the surroundings is reduced. As a result, as shown in FIG. 1, two semiconductor elements having different characteristics, that is, a SiC semiconductor element 11 and a Si semiconductor element 12, are mounted together. That is, the SiC semiconductor element 11 having high heat resistance is joined to the circuit board 15 via the protruding electrode 14 to enhance the heat insulation effect on the same circuit board 15, and the Si semiconductor element 12 having low heat resistance is provided with the heat dissipation means. The entire surface of the lower electrode is joined to the circuit board 15 to improve heat dissipation. With such a structure, semiconductors having different heat resistance can be mounted in the same package.
[0026]
Another example of the heat conduction suppressing means is shown in FIG. In FIG. 3, reference numeral 26 denotes a metal contact portion, and reference numeral 27 denotes a metal lead pressing portion, which is applicable when a large current is used, switching loss of the semiconductor element 13 is large, and heat generation is large. Since the entire surface of the lower electrode of the semiconductor element 13 is joined to the circuit board 15, the allowable current value can be increased, so that a large current can flow. However, since the heat conduction is improved, the heat insulating effect is obtained by the reduced pressure space 18 in the circuit board in the circuit board 15. When the temperature of the semiconductor element 13 becomes 200 ° C. to 400 ° C., the joining by the aluminum wire or the gold wire used at 200 ° C. or lower shown in FIG. 2 is caused by the softening of the metal or the increase of the metal diffusion into the semiconductor element 13. Can no longer be used. For this reason, the semiconductor element 13 is pressed between the circuit board 15 and the metal lead pressing portion 27 by being pressed by the metal lead pressing portion 27. Molybdenum is applied to the contact portion of the metal lead pressing portion 27 so as to withstand a temperature of 200 ° C to 400 ° C. This allows the joint to move even when thermal stress is applied, so that the stress can be released.
[0027]
As described above, by changing the electrical connection between the semiconductor element and the circuit board to the conventional wiring wire and using the protruding electrode and the metal piece, the stray inductance and the conduction resistance can be reduced, and the device can be reduced. The overall size can also be reduced. Further, by disposing the metal piece and the semiconductor element with an insulating resin material and integrating the circuit board, the insulating resin material, and the heat radiating member, heat dissipation from the semiconductor element can be increased as compared with the conventional case. .
[0028]
By applying gold plating to the electrodes of the semiconductor element and the protruding electrodes, it is possible to perform solder joining even when these materials are made of aluminum. In addition, by providing the barrier metal directly below the electrodes of the semiconductor element, it is not necessary to apply gold plating to the semiconductor elements, particularly the electrodes, and by providing a protective material on the side surfaces of the semiconductor elements, Thus, damage to the semiconductor element can be prevented.
[0029]
FIG. 4 shows a semiconductor device according to a second embodiment of the present invention, showing a structure in which two semiconductor elements having different characteristics, a SiC semiconductor element 11 and a Si semiconductor element 12, are mounted in the same package. ing. The SiC semiconductor element 11 having high heat resistance is stacked on the Si semiconductor element 12 via the bump electrode 14. At this time, the temperature difference between the SiC semiconductor element 11 and the Si semiconductor element 12 can be suppressed by changing the cross-sectional area of the bump electrode 14. With this structure, a plurality of chips can be mounted in a small area, and the location for stacking can be determined by heat resistance.
[0030]
In the case where a plurality of semiconductor elements are stacked, by connecting the stacked semiconductor elements with the protruding electrodes, stray inductance and conduction resistance can be reduced.
[0031]
Note that heat transfer is determined by the heat transfer coefficient and shape, which are physical properties of the material. The ease and difficulty of the flow of heat is generally defined by the thermal resistance R (° C./W). The meaning of thermal resistance is the same as that of electrical resistance. When a temperature difference (° C) is generated with respect to the amount of heat (W) given to a certain shape, it indicates the characteristics of the object. When it is high, it has the effect of suppressing heat. In order to increase the thermal resistance, it is necessary to select a material having a low thermal conductivity, a shape in which heat does not easily flow (for example, a small cross-sectional area in which heat flows, a long path in which heat flows, etc.), and other substances (such as air and There is a method in which the area radiating heat to water is small, and the amount of other substances radiating heat is small (for example, vacuum insulation). Devising the shape of the protruding electrode or the metal wire described in the embodiment means increasing this thermal resistance, and by devising something other than the shape, the same effect can be obtained even if the thermal resistance is increased. .
[0032]
【The invention's effect】
As described above, according to the present invention, a semiconductor device having a plurality of types of semiconductor elements having different heat resistances and a circuit board on which these semiconductor elements are mounted, and a semiconductor element having a higher heat resistance among the semiconductor elements. By providing the heat conduction suppressing means in the connection, the effects of heat radiation and heat insulation can be mounted inside the same package, and the size can be reduced by a stacked structure as compared with the device configuration. Therefore, it is possible to provide a package in which the Si semiconductor and the SiC semiconductor can be mounted together.
[Brief description of the drawings]
FIG. 1 is a diagram showing a semiconductor device according to a first embodiment of the present invention; FIG. 2 is a diagram illustrating a heat conduction suppressing unit; FIG. 3 is a diagram illustrating a heat conduction suppressing unit; FIG. FIG. 5 is a view showing a semiconductor device according to a second embodiment of the present invention. FIG. 5 is a view showing a conventional package structure of a semiconductor element.
DESCRIPTION OF SYMBOLS 11 SiC semiconductor element 12 Si semiconductor element 14 Protruding electrode 15 Circuit board 16 Metal wire 17 Metal lead 18 Reduced pressure space in circuit board 20 Metal case 22 Heat sink 23 Secondary circuit board

Claims (9)

耐熱性の異なる複数種類の半導体素子と、これらの半導体素子を実装した回路基板とを有し、前記半導体素子の中で耐熱性の高い方の半導体素子を実装する接続部に熱伝導抑制手段を設けたことを特徴とする半導体装置。It has a plurality of types of semiconductor elements having different heat resistances, and a circuit board on which these semiconductor elements are mounted, and includes a heat conduction suppressing means in a connection portion for mounting a semiconductor element having a higher heat resistance among the semiconductor elements. A semiconductor device, comprising: 複数種類の半導体素子がSi半導体素子とSiC半導体素子であることを特徴とする請求項1に記載の半導体装置。2. The semiconductor device according to claim 1, wherein the plurality of types of semiconductor elements are a Si semiconductor element and a SiC semiconductor element. 熱伝導抑制手段として、半導体素子の周囲に減圧された空間を設けるケースを設けたことを特徴とする請求項1、2のいずれかに記載の半導体装置。3. The semiconductor device according to claim 1, wherein a case is provided as a means for suppressing heat conduction, wherein a reduced pressure space is provided around the semiconductor element. 熱伝導抑制手段として、半導体素子を実装した回路基板の部分に、減圧された空間である基板内減圧空間を設けたことを特徴とする請求項1〜3のいずれかに記載の半導体装置。The semiconductor device according to any one of claims 1 to 3, wherein a reduced pressure space in the substrate, which is a reduced pressure space, is provided in a portion of the circuit board on which the semiconductor element is mounted as the heat conduction suppressing means. 熱伝導抑制手段として、半導体素子と回路基板との接合を行なう突起電極を設け、この突起電極の形状を熱伝導量に応じて決定したことを特徴とする請求項1〜4のいずれかに記載の半導体装置。5. The method according to claim 1, wherein a protruding electrode for joining the semiconductor element and the circuit board is provided as the heat conduction suppressing means, and the shape of the protruding electrode is determined according to the amount of heat conduction. Semiconductor device. 熱伝導抑制手段として、半導体素子と回路基板との接合を行なう金属ワイヤを設け、この金属ワイヤの形状を熱伝導量に応じて決定したことを特徴とする請求項1〜5のいずれかに記載の半導体装置。The heat conduction suppressing means is provided with a metal wire for joining the semiconductor element and the circuit board, and a shape of the metal wire is determined according to a heat conduction amount. Semiconductor device. 半導体素子と回路基板との接合が圧力を加えた接触による接合であることを特徴とする請求項3、4のいずれかに記載の半導体装置。The semiconductor device according to claim 3, wherein the bonding between the semiconductor element and the circuit board is performed by applying pressure. 回路基板と2次回路基板とを接合するリードを有し、このリードに放熱手段を設けたことを特徴とする請求項1〜7のいずれかに記載の半導体装置。8. The semiconductor device according to claim 1, further comprising a lead for joining the circuit board and the secondary circuit board, wherein the lead is provided with a heat radiating unit. 半導体素子の中で耐熱性の低い方の半導体素子の接続に放熱促進手段を設けたことを特徴とする請求項1〜8のいずれかに記載の半導体装置。9. The semiconductor device according to claim 1, wherein a heat radiation promoting means is provided for connecting a semiconductor element having a lower heat resistance among the semiconductor elements.
JP2003007994A 2003-01-16 2003-01-16 Semiconductor device Expired - Fee Related JP4096741B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003007994A JP4096741B2 (en) 2003-01-16 2003-01-16 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003007994A JP4096741B2 (en) 2003-01-16 2003-01-16 Semiconductor device

Publications (2)

Publication Number Publication Date
JP2004221381A true JP2004221381A (en) 2004-08-05
JP4096741B2 JP4096741B2 (en) 2008-06-04

Family

ID=32897927

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003007994A Expired - Fee Related JP4096741B2 (en) 2003-01-16 2003-01-16 Semiconductor device

Country Status (1)

Country Link
JP (1) JP4096741B2 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008026485A1 (en) * 2006-08-31 2008-03-06 Daikin Industries, Ltd. Electric power converter
JP2008060386A (en) * 2006-08-31 2008-03-13 Daikin Ind Ltd Semiconductor device
JP2008112932A (en) * 2006-10-31 2008-05-15 Nippon Steel Corp Semiconductor device connection leads
JPWO2007105361A1 (en) * 2006-03-08 2009-07-30 株式会社東芝 Electronic component module
JP2009272520A (en) * 2008-05-09 2009-11-19 Nippon Steel Corp Device packaging method
JP2012099855A (en) * 2012-02-06 2012-05-24 Daikin Ind Ltd Electric power conversion apparatus
US8384211B2 (en) 2008-05-08 2013-02-26 Toyota Jidosha Kabushiki Kaisha Semiconductor apparatus with improved efficiency of thermal radiation
JP2013242111A (en) * 2012-05-22 2013-12-05 Fujitsu Ltd Loop heat pipe and electronic equipment
CN103997340A (en) * 2013-02-18 2014-08-20 精工爱普生株式会社 Quantum interference device, atomic oscillator, and moving object
JPWO2013132644A1 (en) * 2012-03-09 2015-07-30 三菱電機株式会社 Semiconductor module
JP2015173299A (en) * 2015-07-06 2015-10-01 三菱電機株式会社 semiconductor module
US9443784B2 (en) 2012-03-09 2016-09-13 Mitsubishi Electric Corporation Semiconductor module including plate-shaped insulating members having different thickness

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2007105361A1 (en) * 2006-03-08 2009-07-30 株式会社東芝 Electronic component module
US9214617B2 (en) 2006-03-08 2015-12-15 Kabushiki Kaisha Toshiba Electronic component module
US8273993B2 (en) 2006-03-08 2012-09-25 Kabushiki Kaisha Toshiba Electronic component module
EP2348798A3 (en) * 2006-08-31 2011-10-12 Daikin Industries, Limited Power conversion apparatus
JP2008060386A (en) * 2006-08-31 2008-03-13 Daikin Ind Ltd Semiconductor device
EP2254151A2 (en) * 2006-08-31 2010-11-24 Daikin Industries, Limited Power conversion apparatus
US8030661B2 (en) 2006-08-31 2011-10-04 Daikin Industries, Ltd. Power conversion apparatus
CN102208400A (en) * 2006-08-31 2011-10-05 大金工业株式会社 Electric power converter
CN102208399A (en) * 2006-08-31 2011-10-05 大金工业株式会社 Electric power converter
CN101496169B (en) * 2006-08-31 2011-10-05 大金工业株式会社 power conversion device
WO2008026485A1 (en) * 2006-08-31 2008-03-06 Daikin Industries, Ltd. Electric power converter
JP2008112932A (en) * 2006-10-31 2008-05-15 Nippon Steel Corp Semiconductor device connection leads
US8384211B2 (en) 2008-05-08 2013-02-26 Toyota Jidosha Kabushiki Kaisha Semiconductor apparatus with improved efficiency of thermal radiation
JP2009272520A (en) * 2008-05-09 2009-11-19 Nippon Steel Corp Device packaging method
JP2012099855A (en) * 2012-02-06 2012-05-24 Daikin Ind Ltd Electric power conversion apparatus
JPWO2013132644A1 (en) * 2012-03-09 2015-07-30 三菱電機株式会社 Semiconductor module
US9443784B2 (en) 2012-03-09 2016-09-13 Mitsubishi Electric Corporation Semiconductor module including plate-shaped insulating members having different thickness
JP2013242111A (en) * 2012-05-22 2013-12-05 Fujitsu Ltd Loop heat pipe and electronic equipment
CN103997340A (en) * 2013-02-18 2014-08-20 精工爱普生株式会社 Quantum interference device, atomic oscillator, and moving object
JP2014157987A (en) * 2013-02-18 2014-08-28 Seiko Epson Corp Quantum interference device, atomic oscillator and mobile body
JP2015173299A (en) * 2015-07-06 2015-10-01 三菱電機株式会社 semiconductor module

Also Published As

Publication number Publication date
JP4096741B2 (en) 2008-06-04

Similar Documents

Publication Publication Date Title
US9171773B2 (en) Semiconductor device
US7759778B2 (en) Leaded semiconductor power module with direct bonding and double sided cooling
CN104303297B (en) Power semiconductor module
EP3107120B1 (en) Power semiconductor module
JP5656907B2 (en) Power module
JP5558714B2 (en) Semiconductor package
US9468087B1 (en) Power module with improved cooling and method for making
US9905494B2 (en) Semiconductor device
CN108735692B (en) Semiconductor device
CN111584477A (en) Semiconductor module and manufacturing method of semiconductor module
JP2000164800A (en) Semiconductor module
CN104285294A (en) Semiconductor device and method for manufacturing same
CN115223977B (en) Power semiconductor device, method for manufacturing power semiconductor device, and power conversion device
JP2019079905A (en) Semiconductor device and semiconductor device manufacturing method
JP2007234690A (en) Power semiconductor module
JP2012175070A (en) Semiconductor package
CN105161477A (en) Planar power module
CN112750800A (en) Semiconductor power module
JP4096741B2 (en) Semiconductor device
WO2015005181A1 (en) Power conversion member
CN104851843A (en) Power semiconductor device
CN111354709B (en) Semiconductor device and method for manufacturing the same
JP2012209470A (en) Semiconductor device, semiconductor device module, and manufacturing method of the semiconductor device
CN111354710A (en) Semiconductor device and method for manufacturing the same
CN112951819A (en) Semiconductor device module and assembling method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051122

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20051213

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070827

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070904

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071101

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071127

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080124

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080219

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080303

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110321

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110321

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120321

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130321

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130321

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140321

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees