[go: up one dir, main page]

JP2004031738A - Wiring board and its manufacturing method - Google Patents

Wiring board and its manufacturing method Download PDF

Info

Publication number
JP2004031738A
JP2004031738A JP2002187373A JP2002187373A JP2004031738A JP 2004031738 A JP2004031738 A JP 2004031738A JP 2002187373 A JP2002187373 A JP 2002187373A JP 2002187373 A JP2002187373 A JP 2002187373A JP 2004031738 A JP2004031738 A JP 2004031738A
Authority
JP
Japan
Prior art keywords
layer
insulating
metal plates
wiring
core substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002187373A
Other languages
Japanese (ja)
Other versions
JP3955799B2 (en
Inventor
Shinji Yuri
由利 伸治
Tomoe Suzuki
鈴木 友恵
Kazuhisa Sato
佐藤 和久
Kozo Yamazaki
山崎 耕三
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niterra Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP2002187373A priority Critical patent/JP3955799B2/en
Publication of JP2004031738A publication Critical patent/JP2004031738A/en
Application granted granted Critical
Publication of JP3955799B2 publication Critical patent/JP3955799B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a wiring board which is as high in board strength as required and includes a core board where through-holes can be easily bored and that is provided with a flat front surface and a flat rear surface and to provide a method of manufacturing the same. <P>SOLUTION: The wiring board 36 comprises the core board 1 comprising metal plates 2 and 6 which are provided with front surfaces 3 and 7 and rear surfaces 4 and 8 and arranged in parallel with each other through an insulating material 10, the through-holes 5 and 5 which are bored in the metal plates 2 and 6 as penetrating through parts between the surfaces 3 and 7 and the rear surfaces 4 and 8 and formed at the same positions in a plan view, and the insulating material 10 filling the through-holes 5 and 5. <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
本発明は、金属板のコア材(芯材)を有するコア基板を用いた配線基板およびその製造方法に関する。
【0002】
【従来の技術】
複数の絶縁層とこれらの間に位置する複数の配線層とを含む多層構造の配線基板には、樹脂製または樹脂−ガラス製の絶縁性を有するコア基板が用いられている。しかし、配線基板の強度を高め且つ反りなどの変形を防ぐため、例えば銅合金からなる金属板を有するコア基板も活用されている。
かかる金属製のコア基板60は、図6(A)に示すように、銅合金からなり且つ厚み0.25mmの金属板62と、その表面63と裏面64との間を貫通する貫通孔65と、かかる貫通孔65内に充填された合成樹脂からなる絶縁材66などとからなる。上記金属板62の表面63および裏面64には、合成樹脂からなる絶縁層66a,66bが個別に形成されている。
【0003】
配線基板の放熱性や、使用電流値および基板強度を重視する場合には、比較的厚肉の金属板62が使用される。しかしながら、図6(B)に示すように、かかる金属板62の表面63と裏面64との間に貫通孔65を穿孔する際、かかる貫通孔65の軸方向の長さと内径との比(アスペクト比)が大きくなる。このため、ドリルなどによる貫通孔65の正確な形成が困難になる、という問題があった。
一方、小型化および薄肉化に対応したり、内部を貫通するスルーホール導体におけるループインダクタンスの低減を重視する配線基板のコア基板60においては、比較的薄肉の金属板62が使用される。しかしながら、薄肉の金属板62を有するコア基板60を用いると、基板強度が低下する、という問題があった。
【0004】
更に、図6(C)に示すように、コア基板60の表面67側のみ(片面)にビルドアップ層BUを形成した配線基板70は、以下のような構造を有する。
上記配線基板70は、図6(C)に示すように、コア基板60内の金属板62の貫通孔65内を、絶縁材66を介して貫通するスルーホール71内にスルーホール導体72および充填樹脂73を形成する。また、コア基板60の表面67と裏面68とには、表面配線層74と裏面配線層75とが個別に形成される。更に、ビルドアップ層BUは、樹脂からなる絶縁層76,82と、これらに間に形成した配線層80,86とを有し、配線層80は、表面配線層74とビア導体78を介して接続され、配線層80,86間は、ビア導体84により接続される。
【0005】
図6(C)に示すように、絶縁層82および配線層86の上には、最上層の絶縁層(ソルダーレジスト層)88が形成され、配線層86上から立設する複数のハンダバンプ92は、絶縁層88を貫通し、その表面90よりも高く突出している。また、図6(C)に示すように、コア基板60の裏面68および裏面配線層75の下にも、絶縁層(ソルダーレジスト層)79が形成され、その表面81に開口する複数の開口部83には、裏面配線層75から延びた配線77が位置している。
【0006】
しかしながら、配線基板70は、コア基板60内の金属板62が厚肉で貫通孔65が長くなると、この内部に充填される絶縁材66の量が増えるため、かかる貫通孔65の真上および真下に位置するコア基板60の表面67や裏面68に凹みが生じ、これらの上に形成される配線層74などの平坦性が得られない、という問題がある。更に、貫通孔65が長くなると、これを貫通するスルーホール導体72のループインダクタンスが増加する、という問題がある。
加えて、ビルトアップ層BU側に樹脂が偏在し且つコア基板60側に金属が偏在しているため、図6(C)中の一点鎖線で示すように、配線基板70全体がビルドアップ層BU側に凹むような反りを生じ易くなる、という問題もあった。
【0007】
【発明が解決すべき課題】
本発明は、以上において説明した従来の技術における問題点を解決し、貫通孔の穿孔が容易で且つ平坦な表面や裏面を有するコア基板を含み高い基板強度を有る配線基板およびその製造方法を提供する、ことを課題とする。
【0008】
【課題を解決するための手段および発明の効果】
本発明は、上記課題を解決するため、コア基板に比較的薄肉の金属板を複数用いる、ことに着想して成されたものである。
即ち、本発明の配線基板(請求項1)は、表面および裏面を有し且つ互いに絶縁層を介して平行に配置した複数の金属板と、かかる複数の金属板における表面と裏面との間を貫通する貫通孔と、かかる貫通孔内に形成された絶縁材と、を含むコア基板を備えている、ことを特徴とする。
【0009】
これによれば、比較的薄肉の複数の金属板を用いることができるため、それらの表面と裏面との間に精度の良い貫通孔が形成されると共に、当該コア基板の強度を低下させず且つかかるコア基板を含む配線基板の強度も所望のレベルに保つことが容易となる。また、従来の1枚の金属板を有するコア基板やこれを含む配線基板に比べて、軽量化することも可能となる。更に、コア基板に比較的厚肉の1枚の金属板を用いる場合に比べて、貫通孔の形成時の加工性が向上する。
【0010】
付言すると、上記複数の金属板の熱膨張率などの特性や厚みなどを相違させることにより、多層構造を有する配線基板の内部構造に起因する反りを抑制したり、解消することも容易な配線基板とすることも可能である。
尚、前記金属板には、Cu−2.3wt%Fe−0.03wt%P(194アロイ)などの銅合金、純銅、無酸素銅、Fe−42wt%Ni(42アロイ)やFe−36wt%Ni(インバー)などのFe−Ni系合金、その他の鋼種、チタンやその合金、およびアルミニウムやその合金などからなる板が含まれる。また、上記「比較的薄肉」とは、例えば従来の金属板の厚み0.25mmよりも薄いことを指す。
【0011】
また、本発明には、前記貫通孔は、前記複数の金属板における平面視でほぼ同じ位置に形成されている、配線基板(請求項2)も含まれる。
これによれば、複数の金属板の貫通孔がほぼ同軸心で位置するため、これらの中心部に沿ってスルーホール導体を精度良く配置でき且つかかるスルーホール導体周りの絶縁性などの電気的特性を安定させることが可能となる。従って、所要の基板強度や平坦性を有し且つ信頼性の高い配線基板とすることが可能となる。
【0012】
更に、本発明には、前記コア基板の表面および裏面に形成した表面配線層ならびに裏面配線層と、かかる表面配線層および裏面配線層の少なくとも一方の上方に形成される複数の絶縁層とこれらの間に位置する複数の配線層とからなるビルドアップ層と、を更に含む、配線基板(請求項3)も含まれる。
これによれば、所要の基板強度や平坦度を有する多層構造の配線基板とすることができる。尚、例えば、コア基板の表面の上方のみに上記ビルドアップ層を形成している片面構造の配線基板では、コア基板に含まれる複数の金属板の熱膨張率や厚みなどを相違させることにより、ビルドアップ層側が凹む反りを解消または抑制し、一層平坦な配線層や絶縁層を含むビルドアップ層や、平坦な表面および裏面配線層を有する信頼性の高い配線基板とすることも容易となる。
【0013】
また、本発明は、前記コア基板の貫通孔内に前記表面配線層および裏面配線層を接続するスルーホール導体が形成されている、配線基板を含み得る。
これによる場合、上記スルーホール導体は、前記複数の金属板の貫通孔を絶縁材を介して貫通し、且つ表面配線層と裏面配線層との間の導通を確実に取ることができる。このため、コア基板の表面および裏面の少なくとも一方に形成されたビルドアップ層における複数の配線層を、コア基板の反対側の裏面配線層または表面配線層と導通させたり、コア基板を挟んだビルドアップ配線同士の導通を確実に取ることが可能となる。
【0014】
一方、本発明における第1の配線基板の製造方法(請求項4)は、表面および裏面を有する平行な複数の金属板の間に絶縁シートを挿入し且つ絶縁層として密着する工程と、上記複数の金属板およびこれらの間に挟まれた上記絶縁層からなる積層体の厚み方向に沿って貫通孔を形成する工程と、上記積層体の表面および裏面に外層絶縁シートをそれぞれ積層し且つこれらを厚み方向に沿って押圧して密着すると共に、上記貫通孔に絶縁材を充填する工程と、を備えるコア基板の製造工程を含む、ことを特徴とする。
これによれば、複数の金属板に上記貫通孔を精度良く形成でき、且つかかる貫通孔に絶縁材を過不足なく充填できると共に、所要の強度を有するコア基板、およびこれを用いた所望の基板強度や平坦性を有し且つ電気的特性が安定し易い配線基板を確実に製造できる。
【0015】
また、本発明における第2の配線基板の製造方法(請求項5)は、表面および裏面を有する複数の金属板における平面視で同じ位置に貫通孔を形成する工程と、上記貫通孔を有する上記複数の平行な金属板の間に絶縁シートを挿入し且つこれらを厚み方向に沿って押圧することにより、複数の金属板の間に密着する絶縁層および上記貫通孔に充填した絶縁材を含む積層体を形成する工程と、かかる積層体の表面および裏面に外層絶縁シートをそれぞれ密着する工程と、を備えるコア基板の製造工程を含む、ことを特徴とする。
これによっても、複数の金属板に上記貫通孔を精度良く形成し、かかる貫通孔に絶縁材を過不足なく充填すると共に、所要の強度のコア基板と、これを用いた平坦で電気的特性が安定し易い配線基板を確実に製造することが可能となる。
【0016】
尚、本発明は、前記各工程の後で、上記積層体の貫通孔内で且つ上記絶縁層、表面絶縁層、および裏面絶縁層を貫通するスルーホールおよびスルーホール導体を形成する工程を有する、配線基板の製造方法も含み得る。
これによる場合、複数の金属板の貫通孔の中心部に沿ってスルーホール導体を精度良く配置できるため、所要の基板強度を有し且つ上記スルーホール導体周りの絶縁性などの電気的特性に優れた配線基板を製造することが可能となる。
【0017】
【発明の実施の形態】
以下において、本発明の実施に好適な形態を図面と共に説明する。
図1(A)は、本発明における1形態のコア基板1の断面を示す。
コア基板1は、図1(A)に示すように、一対(複数)の金属板(コア材)2,6と、これらの間に介在する絶縁層10と、金属板2,6の表面3,7と裏面4,8との間を貫通する複数の貫通孔5と、かかる貫通孔5内に充填された絶縁材10a,10bと、金属板2の表面3に形成された表面絶縁層(外層絶縁層)9aと、金属板6の裏面8に形成された裏面絶縁層(外層絶縁層)9bと、を有する。
上記金属板2,6は、Cu−2.3wt%Fe−0.03wt%P(194アロイ)の銅合金からなり、その厚みは0.1mmと従来に比べて比較的薄肉である。
【0018】
また、上記貫通孔5は、断面円形で且つその内径は約0.3mmであり、上記金属板2,6をパンチング、ドリル、またはエッチングして形成される。複数の貫通孔5,5は、図1(A)に示すように、平面視で同じ位置に形成されている。 更に、上記絶縁層10、絶縁材10a,10b、表面絶縁層9a、および裏面絶縁層9bは、例えばエポキシ樹脂からなる。このうち、絶縁層10および表面・裏面絶縁層9a,9bの厚みは、約20〜40μmである。
即ち、図1(A)に示すコア基板1は、その表面11と裏面12との間における全体の厚みが約0.3mmであり、上記貫通孔5の加工性が向上する。
【0019】
以上のようなコア基板1によれば、比較的薄肉の一対の金属板2,6、これらの間に配置した絶縁層10、および上記金属板2,6の表面3・裏面8に形成された表面・裏面絶縁層9a,9bからなる積層構造であるため、従来のような単一の金属板62を用いたコア基板60に比べて強度が低下しない。また、比較的薄肉の金属板2,6には、内壁が平滑な貫通孔5が形成されているため、かかる貫通孔5,5内に絶縁材10a,10bが過不足なく充填される。しかも、貫通孔5,5に充填される絶縁材10a,10bの量が従来よりも減るため、その真上や真下のコア基板1の表面11や裏面12に凹みが生じにくくなり、これらの上方に追って形成される配線層や絶縁層を平坦にして形成することができる。
【0020】
図1(B)は、前記コア基板1を用いた配線基板36の断面を示す。
配線基板36は、図1(B)に示すように、コア基板1と、その貫通孔5,5内に位置する絶縁材10a,10bの中心部などを貫通するスルーホール13およびその内壁に沿ったスルーホール導体14と、コア基板1の表面11と裏面12に個別に形成された表面配線層16,裏面配線層17と、を含む。尚、前記金属板2,6は、表面配線層16や裏面配線層17と図示しないビア導体を介して導通することにより、電源またはグランド層として使用することもできる。
上記スルーホール導体14は、外径が約150μmで且つ厚みが約20μmであり、その上・下端で表面配線層16および裏面配線層17と接続している。かかる表面配線層16および裏面配線層17は、所定パターンを有し且つ厚みが約10〜40μmの銅メッキ膜からなる。
【0021】
また、図1(B)に示すように、コア基板1の表面11および表面配線層16の上方には、絶縁層18,24およびこれらの間や表面に形成された配線層22,28からなるビルドアップ層BUが形成されている。上記絶縁層18,24は、厚みが30μmでシリカフィラなどの無機フィラを含むエポキシ樹脂フィルムからなる。また、上記配線層22,28は、所定パターンを有し且つ厚みが上記同様の銅メッキ膜からなる。かかる配線層22,28間や表面配線層16と配線層22との間は、銅メッキからなるビア導体(フィルドビア)20,26を介して接続される。上記絶縁層24および配線層28の上には、厚みが20μmの絶縁層(ソルダーレジスト層)30が形成される。
【0022】
更に、図1(B)に示すように、上記配線層28の適所からは、絶縁層30を貫通し且つその表面である第1主面34よりも高く複数のハンダバンプ32が突出している。ハンダバンプ32は、Sn−Ag系、Pb−Sn系、Sn−Ag−Cu系、Sn−Cu系、Sn−Zn系など(本実施形態ではSn−Ag系)の低融点合金からなり、第1主面34上に実装されるICチップ(電子部品)38の図示しない接続端子と個別に接続される。また、ハンダバンプ32とICチップ38の接続端子とは、図示しないアンダーフィル材により埋設され且つ保護される。
【0023】
一方、図1(B)に示すように、コア基板1の裏面12および裏面配線層17の下方(上方)には、前記同様の絶縁層(ソルダーレジスト層)19が形成され、かかる絶縁層19において第2主面25側に開口する開口部23の底面には、裏面配線層17から延びた配線21が位置する。かかる配線21は、その表面にNiメッキおよびAuメッキが被覆され、図示しなマザーボードなどのプリント基板との接続端子として活用される。
【0024】
以上のような配線基板36では、コア基板1には比較的薄肉で一対の金属2,6が平行に配置されいるため、従来同様の基板強度を有すると共に、貫通孔5が精度良く形成されているため、その内部に絶縁材10a,10bを密にして充填され且つスルーホール導体14の周囲を確実に絶縁できる。また、コア基板1の表面11が平坦であるため、この上方に形成される表面配線層16などや絶縁層18などの平坦性も確保し易くなる。更に、比較的薄肉の金属2,6を含む薄いコア基板1をスルーホール導体14が貫通しているため、従来の厚い1枚の金属板を用いる場合に比べ、かかるスルーホール導体14の長さが数10μmほど短くなる。この結果、スルーホール導体14を流れる電流によるループインダクタンスを低減して、電気的特性を安定させることができる。従って、従来と同様の強度を有し且つ軽量化も可能であり、内部配線などが平坦で電気的特性が安定し易い配線基板36となる。
【0025】
以下において、前記配線基板36の製造方法について説明する。
図2は、本発明における第1の配線基板36の製造方法(請求項4)に関する。 図2(A)は、前記銅合金からなり厚みが0.1mmの一対の金属板2,6の裏面4と表面7との間に、厚みが60μmの絶縁シートSを挿入し且つこれらの厚み方向に沿ってプレスして密着させた工程を示す。上記絶縁シートSには、例えばエポキシ樹脂からなるドライタイプのフイルムが用いられる。
次に、図2(B)に示すように、金属板2,6および絶縁シートSからなる積層体との厚み方向に沿って、ドリルまたはパンチングにより内径が0.3mmの貫通孔5,hを複数形成する工程を行う。この際、金属板2,6は、それぞれの厚みが0.1mmと薄肉であるため、これらを貫通する上記貫通孔5,hは、その位置精度が良く且つその内壁が比較的平滑な切削面または破断面となる。
【0026】
次いで、図2(C)に示すように、複数の貫通孔5,hを有する金属板2,6および絶縁シートSからなる積層体の表面3と裏面8とに、厚みが60μmの前記同様の外層絶縁シートS1,S2を個別に積層する。そして、図2(C)中の矢印で示すように、金属板2,6、絶縁シートS、および外層絶縁シートS1,S2を、厚み方向に沿ってホットプレスなどにより加熱しつつ押圧する工程を行う。 尚、かかる工程の後で、上記絶縁シートS,S1,S2を加熱して硬化させる公知の硬化(キュア)処理が施される。
その結果、図2(D)に示すように、上記絶縁シートS,S1,S2は、厚み方向で圧縮され、且つそれらの一部は金属板2,6の貫通孔5,5内に圧入して充填され、絶縁材10a,10bになる。同時に、上記絶縁シートS,S1,S2は、互いに一体に接続された絶縁層10と表面・裏面絶縁層9a,9bとなって、図2(D)に示すように、金属板2,6を内蔵する前記コア基板1が得られる。 かかるコア基板1では、複数の貫通孔5に充填される絶縁材10a,10bが減るため、その真上や真下の表面11および裏面12に凹みが生じにくくなる。即ち、貫通孔5の長さが短く樹脂の硬化収縮が小さいため、凹みが少なくなる。
【0027】
図3は、本発明における第2の配線基板36の製造方法(請求項5)に関する。 図3(A)は、前記銅合金からなり且つ前記と同じ厚みの金属板2,6に、平面視における表面3,7と裏面4,8との間の同じ位置に内径0.3mmの貫通孔5を複数パンチングにより形成した工程を示す。かかる金属板2,6は、それぞれ比較的薄肉であるため、これらを貫通する上記貫通孔5は、その位置精度が良く且つその内壁が比較的平滑な打ち抜き面となる。
次に、図3(B)に示すように、貫通孔5が形成された金属板2,6の裏面4と表面7との間に、厚みが80μmの絶縁シートSを挿入し、同図中の矢印で示すように、これらの厚み方向に沿ってホットプレスにより押圧する工程を行う。
【0028】
その結果、図3(C)に示すように、絶縁シートSは薄くなり、同時にその一部Sa,Sbは金属板2,6の貫通孔5,5内に圧入され且つこれらをほぼ満たす。これにより、金属板2,6および絶縁シートSは、密着した積層体となる。
次いで、図3(D)に示すように、金属板2,6および絶縁シートSからなる積層体の表面3と裏面8とに、厚みが40μmの前記同様の外層絶縁シートS1,S2を個別に積層する。そして、図3(D)中の矢印で示すように、金属板2,6、絶縁シートS、および外層絶縁シートS1,S2を、厚み方向に沿ってホットプレスにより加熱しつつ押圧する工程を行う。その後で、上記絶縁シートS,S1,S2を加熱して硬化させる公知の硬化(キュア)処理が施される。その結果、前記図1(A)および2(D)に示したと同様なコア基板1を得ることができる。
【0029】
前記第1または第2の製造方法により得られたコア基板1における金属板2,6の貫通孔5,5の中心部およびこれらの間に位置する絶縁層10や上下の表面・裏面絶縁層9a,9bの厚み方向に沿って、ドリルまたはレーザ加工を行う。 その結果、図4(A)に示すように、金属板2,6の貫通孔5,5の中心部に沿って、内径が約150μmのスルーホール13が形成される。
上記スルーホール13の内壁とコア基板1の表面11および裏面12の全面とに、Pdなどのメッキ触媒を被覆し且つ無電解銅メッキおよび電解銅メッキを施す。その結果、図4(B)に示すように、スルーホール13の内壁に沿って厚みが約20μmでほぼ円筒形のスルーホール導体14が形成されると共に、コア基板1の表面11および裏面12の全面に銅メッキ膜11a,12aが形成される。
【0030】
次に、図4(C)に示すように、上記スルーホール導体14の内側に非導電性または導電性で且つ無機フィラを含む充填樹脂15を充填する。また、上記充填樹脂15の上・下端を銅メッキして蓋メッキする。
次いで、上記銅メッキ膜11a,12aの上に、所定のパターンを有する図示しないエッチングレジストをそれぞれ形成し、かかるレジストの隙間から露出する銅メッキ膜11a,12aを公知の方法によりエッチングする。
その結果、図4(C)に示すように、コア基板1の表面11と裏面12とには、上記パターンに倣った表面配線層16と裏面配線層17とが形成され、これらはスルーホール導体14を介して互いに接続される。
【0031】
これ以降は、コア基板1の表面11および表面配線層16の上方に、前記ビルドアップ層BUを形成する絶縁層18,24、ソルダーレジスト層30、配線層22,28、フィルドビア導体20,26を公知のビルドアップ工程(セミアディティブ法、フルアディティブ法、サブトラクティブ法、フィルム状樹脂材料のラミネートによる絶縁層の形成、フォトリソグラフィ技術など)により形成する。 また、前記ハンダバンプ32を配線層28上の適所に形成する。
【0032】
更に、コア基板1の裏面12および裏面配線層17の上方(下方)に、前記ソルダーレジスト層19を形成し、これにレーザ加工を施して前記開口部23を形成し且つその底面に配線21を露出させ、その表面に前記メッキを施す。
この結果、前記図1(B)に示した本発明の配線基板36を得ることができる。 以上のような本発明における第1および第2の配線基板36の製造方法によれば、前記コア基板1を用い且つ所要の基板強度および平坦度を有し電気的特性が安定し易い配線基板36を確実に提供することができる。
尚、コア基板1の裏面12および裏面配線層17の上方にも、前記と同様なビルドアップ層BUを対称に形成しても良い。
【0033】
図5(A)は、前記コア基板1の応用形態であるコア基板1aの断面を示す。
コア基板1aは、図5(A)に示すように、前記銅合金からなり且つ互いに平行に配置された厚みが0.12mmの金属板2aおよび厚みが0.08mmの金属板6aと、これらの間に位置する前記と同じ絶縁層10とを含む。
また、図5(A)に示すように、上記金属板2a,6aの表面3,7と裏面4,8との間で平面視で同じ位置を貫通する前記同様の複数の貫通孔5内には、前記と同じ絶縁材10a,10bが充填され、金属板2aの表面3と金属板6aの裏面8にも前記と同じ表面絶縁層9aや裏面絶縁層9bが形成されている。かかるコア基板1aも前記第1または第2の製造方法により得ることができる。
【0034】
上記コア基板1aによっても、前記同様の強度や平坦性などが得られる。しかも、コア基板1aの表面11寄りに相対的に厚肉の金属板2aを配置しているため、当該コア基板1aの表面11の上にのみ(片面にのみ)前記ビルドアップ層BUを形成した前記配線基板36と同様な配線基板としても、当該ビルドアップ層BU側が凹むような反りをなくすか、抑制することも可能となる。
尚、同じ厚みの金属板2,6を用いた前記コア基板1においても、かかるコア基板1の表面11寄りの金属板2の熱膨張率を、裏面12寄りの金属板6の熱膨張率よりも大きいものを選定することによっても、上記反りを防止可能となる。
【0035】
図5(C)は、異なる形態のコア基板40の断面を示す。
コア基板40は、図5(C)に示すように、前記銅合金からなり且つ互いに平行に配置された厚みが0.08mmの金属板41,44,47と、これらの間に配置された絶縁層51,52と、を含む。金属板41,44,47には、表面42,45,48と裏面43,46,49との間を、平面視で同じ位置において複数の貫通孔50が同軸心に貫通している。また、各貫通孔50内には、前記同様の絶縁材が充填され、且つ最上層の金属板41の表面42と最下層の金属板47の裏面49には、表面絶縁層(外層絶縁層)53と裏面絶縁層(外層絶縁層)54とが個別に形成されている。かかるコア基板40の表面55と裏面56との間における全体の厚みは、前記コア基板1,1aの厚みとほぼ同様である。
以上のようなコア基板40も前記第1または第2の製造方法により得ることができ、前記コア基板1と同様な効果が得られると共に、前記配線基板36と同様な配線基板を形成することが可能である。
【0036】
図5(C)は、上記コア基板40の応用形態たるコア基板40aの断面を示す。 コア基板40aは、図5(C)に示すように、前記銅合金からなり互いに平行に配置された3枚の金属板41a,44,47aを含む。最上層の金属板41aの厚みは0.10mm、中層の金属板44の厚みは0.08mm、最下層の金属板47aの厚みは0.05mmである。金属板41a,44,47a間には、前記と同様の絶縁層51,52が位置し、これらの表面42,45,48と裏面43,46,49との間には、前記同様の貫通孔50が形成される。
更に、最上層の金属板41aの表面42と最下層の裏面49には、前記と同じ表面絶縁層53と裏面絶縁層54とが個別に形成されている。
【0037】
上記コア基板40aによっても、前記同様の強度や平坦性などが得られる。しかも、コア基板40aの表面55寄りほどに相対的に厚肉の金属板41aを配置し且つ裏面56寄りほどに相対的に薄肉の金属板47aを配置しているため、当該コア基板40aの表面55の上にのみ(片面にのみ)前記ビルドアップ層BUを形成した前記配線基板36と同様な配線基板としても、かかるビルドアップ層BU側が凹むような反りをなくすか、抑制することも可能となる。
尚、同じ厚みの金属板41,44,47を用いた前記コア基板40においても、かかるコア基板40の表面55寄りの金属板41の熱膨張率を、裏面56寄りの金属板47の熱膨張率よりも大きくし、且つ中層の金属板44の熱膨張率をこれらの中間のものに選定することによっても、上記反りを防止可能となる。
【0038】
本発明は、以上において説明した各形態に限定されるものではない。
各形態における金属板2,6などには、前記銅合金のほか、純銅、無酸素銅、Fe−42wt%NiやFe−36wt%NiなどのFe−Ni系合金、その他の鋼種、チタンやその合金、およびアルミニウムやその合金も適用可能である。且つ、コア基板1などには、4枚以上の金属板を併用することも可能である。
また、前記絶縁層10などや表面・裏面絶縁層9a,9bなどになる絶縁材には、連続多孔質PTFEにエポキシ樹脂を含浸した複合材のプリプレグなどを適用することも可能である。
更に、ビルドアップ層BUの絶縁層18などには、前記エポキシ樹脂を主成分とするもののほか、同様の耐熱性、パターン成形性等を有するポリイミド樹脂、BT樹脂、PPE樹脂、あるいは、連続気孔を有するPTFEなど3次元網目構造のフッ素系樹脂にエポキシ樹脂などの樹脂を含浸させた樹脂−樹脂系の複合材料などを用いることもできる。尚、絶縁層の形成には、絶縁性の樹脂フィルムを熱圧着する方法のほか、液状の樹脂をロールコータにより塗布する方法を用いることもできる。尚また、絶縁層に混入するガラス布またはガラスフィラの組成は、Eガラス、Dガラス、Qガラス、Sガラスの何れか、またはこれらのうちの2種類以上を併用したものとしても良い。
【0039】
また、表面配線層16やビルドアップ層BUの配線層22などには、前記Cu(銅)の他、Ag、Ni、Ni−Au系などにしても良く、あるいは、これら金属のメッキ層を用いず、導電性樹脂を塗布するなどの方法により形成しても良い。 更に、前記フィルドビア導体20などに替えて、絶縁層18などに形成するビアホール内部が完全に導体で埋まっていない逆円錐形状のコンフォーマルビア導体を用いることもできる。あるいは、各ビア導体の軸心をずらしつつ積み重ねるスタッガードの形態でも良いし、途中で平面方向に延びる配線層が介在する形態としても良い。
【図面の簡単な説明】
【図1】(A)は本発明の配線基板に用いるコア基板の1形態を示す断面図、(B)はかかるコア基板を用いた本発明の配線基板を示す断面図。
【図2】(A)〜(D)は第1の配線基板の製造方法の各工程を示す概略図。
【図3】(A)〜(D)は第2の配線基板の製造方法の各工程を示す概略図。
【図4】(A)〜(C)は上記各製造方法の末尾の工程に続く各工程を示す概略図。
【図5】(A)は図1(A)のコア基板の応用形態を示す断面図、(B)は異なる形態のコア基板を示す断面図、(C)は(B)のコア基板の応用形態を示す断面図。
【図6】(A)は従来のコア基板を示す断面図、(B)はこれに用いた金属板を示す断面図、(C)は(A)のコア基板を用いた従来の配線基板を示す断面図。
【符号の説明】
1,1a,40,40a………………コア基板
2,2a,6,6a,41,44,47…金属板
3,7,42,45,48……………金属板の表面
4,8,43,46,49……………金属板の裏面
5,50………………………………貫通孔
9a,53……………………………表面絶縁層(外層絶縁層)
9b,54……………………………裏面絶縁層(外層絶縁層)
10,51,52……………………絶縁層
10a,10b………………………絶縁材
11,55……………………………コア基板の表面
12,56……………………………コア基板の裏面
16……………………………………表面配線層
17……………………………………裏面配線層
18,24……………………………絶縁層
22,28……………………………配線層
36……………………………………配線基板
BU……………………………………ビルドアップ層
S………………………………………絶縁シート
S1,S2……………………………外層絶縁シート
h………………………………………貫通孔
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a wiring board using a core substrate having a core material (core material) of a metal plate and a method of manufacturing the same.
[0002]
[Prior art]
As a wiring substrate having a multilayer structure including a plurality of insulating layers and a plurality of wiring layers located therebetween, a resin or resin-glass insulating core substrate is used. However, in order to increase the strength of the wiring board and prevent deformation such as warpage, a core board having a metal plate made of, for example, a copper alloy is also used.
As shown in FIG. 6A, such a metal core substrate 60 is made of a copper plate made of a copper alloy and having a thickness of 0.25 mm, and a through hole 65 penetrating between a front surface 63 and a back surface 64 thereof. And an insulating material 66 made of a synthetic resin filled in the through hole 65. On the front surface 63 and the back surface 64 of the metal plate 62, insulating layers 66a and 66b made of synthetic resin are individually formed.
[0003]
When importance is placed on the heat dissipation of the wiring board, the used current value and the board strength, a relatively thick metal plate 62 is used. However, as shown in FIG. 6B, when the through hole 65 is formed between the front surface 63 and the back surface 64 of the metal plate 62, the ratio (aspect ratio) between the axial length and the inner diameter of the through hole 65 Ratio) increases. For this reason, there has been a problem that it is difficult to accurately form the through hole 65 using a drill or the like.
On the other hand, a relatively thin metal plate 62 is used in the core board 60 of the wiring board that is compatible with miniaturization and thinning, and emphasizes the reduction of loop inductance in the through-hole conductor penetrating the inside. However, when the core substrate 60 having the thin metal plate 62 is used, there is a problem that the substrate strength is reduced.
[0004]
Further, as shown in FIG. 6C, the wiring board 70 in which the build-up layer BU is formed only on the front surface 67 side (one side) of the core substrate 60 has the following structure.
As shown in FIG. 6 (C), the wiring board 70 has a through-hole conductor 72 and a filling hole 65 formed in the through-hole 65 of the metal plate 62 in the core board 60 through an insulating material 66. The resin 73 is formed. On the front surface 67 and the back surface 68 of the core substrate 60, a front surface wiring layer 74 and a back surface wiring layer 75 are individually formed. Further, the build-up layer BU has insulating layers 76 and 82 made of resin and wiring layers 80 and 86 formed therebetween. The wiring layer 80 is formed via the surface wiring layer 74 and the via conductor 78. The wiring layers 80 and 86 are connected by a via conductor 84.
[0005]
As shown in FIG. 6C, an uppermost insulating layer (solder resist layer) 88 is formed on the insulating layer 82 and the wiring layer 86, and a plurality of solder bumps 92 erected from the wiring layer 86 are formed. , Penetrate the insulating layer 88 and protrude higher than the surface 90 thereof. As shown in FIG. 6C, an insulating layer (solder resist layer) 79 is also formed below the back surface 68 and the back surface wiring layer 75 of the core substrate 60, and a plurality of openings formed on the surface 81. In 83, a wiring 77 extending from the back wiring layer 75 is located.
[0006]
However, when the metal plate 62 in the core substrate 60 is thick and the through hole 65 is long, the amount of the insulating material 66 filled in the wiring substrate 70 is increased. Is formed on the front surface 67 and the back surface 68 of the core substrate 60 located at the position, and the flatness of the wiring layer 74 formed thereon cannot be obtained. Further, when the length of the through hole 65 is increased, there is a problem that the loop inductance of the through hole conductor 72 penetrating the through hole 65 increases.
In addition, since the resin is unevenly distributed on the side of the build-up layer BU and the metal is unevenly distributed on the side of the core substrate 60, the entire wiring substrate 70 is entirely built-up layer BU as shown by a dashed line in FIG. There is also a problem that warpage such as dent on the side is likely to occur.
[0007]
[Problems to be solved by the invention]
SUMMARY OF THE INVENTION The present invention solves the problems in the conventional technique described above, and provides a wiring board having a high board strength, including a core board having a flat front surface and a flat back surface, in which a through hole is easily formed, and a method of manufacturing the same. To do.
[0008]
Means for Solving the Problems and Effects of the Invention
The present invention has been made with the idea of using a plurality of relatively thin metal plates for a core substrate in order to solve the above problems.
That is, a wiring board of the present invention (claim 1) has a plurality of metal plates having a front surface and a back surface and arranged in parallel with each other with an insulating layer interposed therebetween. A core substrate including a penetrating through hole and an insulating material formed in the through hole is provided.
[0009]
According to this, since a plurality of relatively thin metal plates can be used, an accurate through-hole is formed between the front surface and the back surface, and the strength of the core substrate is not reduced and The strength of the wiring board including such a core board can be easily maintained at a desired level. Further, the weight can be reduced as compared with a conventional core substrate having one metal plate or a wiring substrate including the same. Further, the workability at the time of forming the through hole is improved as compared with the case where one relatively thick metal plate is used for the core substrate.
[0010]
In addition, by making the characteristics such as the coefficient of thermal expansion and the thickness of the plurality of metal plates different from each other, it is possible to suppress or eliminate the warpage caused by the internal structure of the wiring board having the multilayer structure. It is also possible.
The metal plate includes a copper alloy such as Cu-2.3 wt% Fe-0.03 wt% P (194 alloy), pure copper, oxygen-free copper, Fe-42 wt% Ni (42 alloy), and Fe-36 wt%. Plates made of Fe—Ni alloys such as Ni (invar), other steel types, titanium and its alloys, and aluminum and its alloys are included. The “relatively thin” refers to, for example, that the thickness is smaller than a conventional metal plate having a thickness of 0.25 mm.
[0011]
The present invention also includes a wiring board (Claim 2) in which the through-hole is formed at substantially the same position in plan view of the plurality of metal plates.
According to this, since the through-holes of the plurality of metal plates are located substantially coaxially, the through-hole conductor can be accurately arranged along the center thereof, and electrical characteristics such as insulation around the through-hole conductor can be obtained. Can be stabilized. Therefore, a highly reliable wiring board having required substrate strength and flatness can be obtained.
[0012]
Further, in the present invention, a front surface wiring layer and a back surface wiring layer formed on the front surface and the back surface of the core substrate, a plurality of insulating layers formed above at least one of the front surface wiring layer and the back surface wiring layer, and And a build-up layer including a plurality of wiring layers located therebetween.
According to this, it is possible to provide a wiring board having a multilayer structure having required board strength and flatness. Note that, for example, in a single-sided wiring board in which the build-up layer is formed only above the surface of the core substrate, by changing the coefficient of thermal expansion and the thickness of the plurality of metal plates included in the core substrate, It is possible to eliminate or suppress the warpage of the build-up layer on the side of the build-up layer, and to easily provide a build-up layer including a flatter wiring layer and an insulating layer, and a highly reliable wiring board having flat front and rear wiring layers.
[0013]
Further, the present invention may include a wiring board in which a through-hole conductor connecting the front wiring layer and the back wiring layer is formed in a through hole of the core substrate.
In this case, the through-hole conductor penetrates the through-holes of the plurality of metal plates via an insulating material, and can reliably ensure conduction between the front surface wiring layer and the back surface wiring layer. For this reason, a plurality of wiring layers in the build-up layer formed on at least one of the front surface and the back surface of the core substrate are electrically connected to the back wiring layer or the front surface wiring layer on the opposite side of the core substrate, or the build-up sandwiching the core substrate is performed. It is possible to ensure conduction between the up wirings.
[0014]
On the other hand, a first method of manufacturing a wiring board according to the present invention (Claim 4) includes a step of inserting an insulating sheet between a plurality of parallel metal plates having a front surface and a back surface and closely attaching the insulating sheet as an insulating layer; Forming a through-hole along the thickness direction of the laminate comprising the board and the insulating layer sandwiched therebetween, and laminating outer insulating sheets on the front and back surfaces of the laminate, respectively, And a step of filling the through-hole with an insulating material while pressing along and closely contacting the core substrate.
According to this, the through-hole can be formed in a plurality of metal plates with high precision, and the through-hole can be filled with an insulating material without excess or shortage, and a core substrate having a required strength, and a desired substrate using the same It is possible to reliably manufacture a wiring board having strength and flatness and stable electric characteristics.
[0015]
Also, a second method of manufacturing a wiring board according to the present invention (claim 5) includes a step of forming a through-hole at the same position in plan view on a plurality of metal plates having a front surface and a back surface, By inserting an insulating sheet between a plurality of parallel metal plates and pressing them along the thickness direction, a laminated body including an insulating layer closely contacted between the plurality of metal plates and an insulating material filled in the through holes is formed. And a step of bonding an outer insulating sheet to the front and back surfaces of the laminate, respectively.
This also allows the through-holes to be accurately formed in a plurality of metal plates, filling the through-holes with an insulating material without excess and deficiency, and a core substrate having a required strength and a flat and electrical characteristic using the core substrate. It is possible to reliably manufacture a stable wiring board.
[0016]
Incidentally, the present invention comprises, after each of the steps, a step of forming a through-hole and a through-hole conductor in the through-hole of the laminate and through the insulating layer, the surface insulating layer, and the back surface insulating layer, It can also include a method for manufacturing a wiring board.
In this case, since the through-hole conductor can be accurately arranged along the center of the through-hole of the plurality of metal plates, it has a required substrate strength and has excellent electrical characteristics such as insulation around the through-hole conductor. It is possible to manufacture a wiring board that has been manufactured.
[0017]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, a preferred embodiment of the present invention will be described with reference to the drawings.
FIG. 1A shows a cross section of a core substrate 1 according to one embodiment of the present invention.
As shown in FIG. 1A, the core substrate 1 includes a pair (plurality) of metal plates (core materials) 2, 6, an insulating layer 10 interposed therebetween, and a surface 3 of the metal plates 2, 6. , 7 and the back surfaces 4, 8, a plurality of through holes 5, insulating materials 10 a, 10 b filled in the through holes 5, and a surface insulating layer formed on the front surface 3 of the metal plate 2 ( An outer insulating layer 9a and a back insulating layer (outer insulating layer) 9b formed on the back surface 8 of the metal plate 6 are provided.
The metal plates 2 and 6 are made of a copper alloy of Cu-2.3 wt% Fe-0.03 wt% P (194 alloy), and have a thickness of 0.1 mm, which is relatively thin as compared with the prior art.
[0018]
The through hole 5 has a circular cross section and an inner diameter of about 0.3 mm, and is formed by punching, drilling, or etching the metal plates 2 and 6. As shown in FIG. 1A, the plurality of through holes 5 are formed at the same position in plan view. Further, the insulating layer 10, the insulating materials 10a and 10b, the front insulating layer 9a, and the back insulating layer 9b are made of, for example, epoxy resin. Among them, the thickness of the insulating layer 10 and the front / back surface insulating layers 9a and 9b is about 20 to 40 μm.
That is, the core substrate 1 shown in FIG. 1A has an overall thickness between the front surface 11 and the back surface 12 of about 0.3 mm, and the processability of the through hole 5 is improved.
[0019]
According to the core substrate 1 as described above, the pair of relatively thin metal plates 2 and 6, the insulating layer 10 disposed therebetween, and the front surface 3 and the rear surface 8 of the metal plates 2 and 6 are formed. Because of the laminated structure composed of the front and back insulating layers 9a and 9b, the strength is not reduced as compared with the conventional core substrate 60 using a single metal plate 62. In addition, since the through-holes 5 having smooth inner walls are formed in the relatively thin metal plates 2 and 6, the insulating materials 10a and 10b are filled into the through-holes 5 and 5 without excess or shortage. In addition, since the amount of the insulating materials 10a and 10b filled in the through holes 5 and 5 is smaller than that of the related art, the surface 11 and the back surface 12 of the core substrate 1 directly above and below the recess are less likely to be formed. In this case, the wiring layer and the insulating layer to be formed later can be made flat.
[0020]
FIG. 1B shows a cross section of a wiring board 36 using the core board 1.
As shown in FIG. 1B, the wiring board 36 extends along the core board 1 and the through-holes 13 penetrating the center portions of the insulating members 10a and 10b located in the through-holes 5 and 5 and the inner wall thereof. Through-hole conductors 14, and a front surface wiring layer 16 and a back surface wiring layer 17 individually formed on the front surface 11 and the back surface 12 of the core substrate 1. The metal plates 2 and 6 can be used as a power supply or a ground layer by being electrically connected to the front wiring layer 16 and the rear wiring layer 17 via via conductors (not shown).
The through-hole conductor 14 has an outer diameter of about 150 μm and a thickness of about 20 μm, and is connected to the upper surface wiring layer 16 and the lower surface wiring layer 17 at the upper and lower ends. The front surface wiring layer 16 and the rear surface wiring layer 17 are formed of a copper plating film having a predetermined pattern and a thickness of about 10 to 40 μm.
[0021]
As shown in FIG. 1B, above the surface 11 and the surface wiring layer 16 of the core substrate 1, insulating layers 18 and 24 and wiring layers 22 and 28 formed between and on the surface are formed. A build-up layer BU is formed. The insulating layers 18 and 24 are made of an epoxy resin film having a thickness of 30 μm and containing an inorganic filler such as a silica filler. Each of the wiring layers 22 and 28 has a predetermined pattern and is made of a copper plating film having the same thickness as that described above. The wiring layers 22 and 28 and the surface wiring layer 16 and the wiring layer 22 are connected via via conductors (filled vias) 20 and 26 made of copper plating. On the insulating layer 24 and the wiring layer 28, an insulating layer (solder resist layer) 30 having a thickness of 20 μm is formed.
[0022]
Further, as shown in FIG. 1 (B), a plurality of solder bumps 32 penetrate through the insulating layer 30 and are higher than the first main surface 34 which is the surface of the wiring layer 28 from an appropriate position of the wiring layer 28. The solder bump 32 is made of a low melting point alloy such as Sn-Ag, Pb-Sn, Sn-Ag-Cu, Sn-Cu, or Sn-Zn (in this embodiment, Sn-Ag). It is individually connected to a connection terminal (not shown) of an IC chip (electronic component) 38 mounted on the main surface 34. The solder bumps 32 and the connection terminals of the IC chip 38 are buried and protected by an underfill material (not shown).
[0023]
On the other hand, as shown in FIG. 1B, an insulating layer (solder resist layer) 19 similar to the above is formed below (above) the back surface 12 and the back wiring layer 17 of the core substrate 1. The wiring 21 extending from the back wiring layer 17 is located on the bottom surface of the opening 23 that opens to the second main surface 25 side. The surface of the wiring 21 is coated with Ni plating and Au plating, and is used as a connection terminal to a printed circuit board such as a motherboard (not shown).
[0024]
In the wiring board 36 as described above, since the pair of metals 2 and 6 are relatively thin and arranged in parallel on the core board 1, the board has the same substrate strength as the conventional one and the through-hole 5 is formed with high precision. Therefore, the inside is filled with the insulating materials 10a and 10b densely, and the periphery of the through-hole conductor 14 can be reliably insulated. Further, since the surface 11 of the core substrate 1 is flat, it is easy to secure the flatness of the surface wiring layer 16 and the insulating layer 18 and the like formed thereabove. Further, since the through-hole conductor 14 penetrates the thin core substrate 1 including the relatively thin metal 2 and 6, the length of the through-hole conductor 14 is longer than that of a conventional case using a single thick metal plate. Becomes shorter by about several tens of μm. As a result, the loop inductance due to the current flowing through the through-hole conductor 14 can be reduced, and the electrical characteristics can be stabilized. Accordingly, the wiring board 36 has the same strength as the conventional one and can be reduced in weight, and the internal wiring and the like are flat and the electric characteristics are easily stabilized.
[0025]
Hereinafter, a method for manufacturing the wiring board 36 will be described.
FIG. 2 relates to a method (claim 4) for manufacturing the first wiring board 36 according to the present invention. FIG. 2A shows a state in which an insulating sheet S having a thickness of 60 μm is inserted between the back surface 4 and the front surface 7 of the pair of metal plates 2 and 6 made of the copper alloy and having a thickness of 0.1 mm. The process which pressed along the direction and made it contact closely is shown. As the insulating sheet S, for example, a dry type film made of an epoxy resin is used.
Next, as shown in FIG. 2 (B), through holes 5, h having an inner diameter of 0.3 mm are formed by drilling or punching along the thickness direction of the laminate including the metal plates 2, 6 and the insulating sheet S. A step of forming a plurality is performed. At this time, since the thickness of each of the metal plates 2 and 6 is as thin as 0.1 mm, the through holes 5 and h penetrating the metal plates 2 and 6 have good positional accuracy and a relatively smooth inner wall. Or it becomes a fracture surface.
[0026]
Next, as shown in FIG. 2 (C), a 60 μm-thick, similar to the above, is formed on the front surface 3 and the back surface 8 of the laminated body including the metal plates 2 and 6 having the plurality of through holes 5 and h and the insulating sheet S. The outer insulating sheets S1 and S2 are individually laminated. Then, as shown by arrows in FIG. 2 (C), a step of pressing the metal plates 2, 6, the insulating sheet S, and the outer insulating sheets S1, S2 while heating them by a hot press or the like along the thickness direction. Do. After such a step, a known curing process of heating and curing the insulating sheets S, S1, and S2 is performed.
As a result, as shown in FIG. 2 (D), the insulating sheets S, S1, S2 are compressed in the thickness direction, and some of them are pressed into the through holes 5, 5 of the metal plates 2, 6. To form insulating materials 10a and 10b. At the same time, the above-mentioned insulating sheets S, S1, S2 become the insulating layer 10 and the front and back surface insulating layers 9a, 9b integrally connected to each other, as shown in FIG. The built-in core substrate 1 is obtained. In the core substrate 1, since the insulating materials 10 a and 10 b filled in the plurality of through holes 5 are reduced, dents are less likely to occur on the front surface 11 and the rear surface 12 immediately above and below the cores 1. That is, since the length of the through hole 5 is short and the curing shrinkage of the resin is small, the dent is reduced.
[0027]
FIG. 3 relates to a method (claim 5) for manufacturing the second wiring board 36 according to the present invention. FIG. 3 (A) shows a metal plate 2, 6 made of the copper alloy and having the same thickness as above, having a penetration of 0.3 mm in inner diameter at the same position between the front surfaces 3, 7 and the back surfaces 4, 8 in plan view. The step of forming a plurality of holes 5 by punching is shown. Since the metal plates 2 and 6 are relatively thin, the through-hole 5 penetrating them has a good positional accuracy and has a relatively smooth inner wall.
Next, as shown in FIG. 3B, an insulating sheet S having a thickness of 80 μm is inserted between the back surface 4 and the front surface 7 of the metal plates 2 and 6 in which the through holes 5 are formed. As shown by arrows, pressing is performed by hot pressing along these thickness directions.
[0028]
As a result, as shown in FIG. 3 (C), the insulating sheet S becomes thinner, and at the same time, parts Sa and Sb are pressed into the through holes 5 and 5 of the metal plates 2 and 6 and substantially fill them. As a result, the metal plates 2 and 6 and the insulating sheet S form a closely adhered laminate.
Then, as shown in FIG. 3 (D), the same outer layer insulating sheets S1 and S2 having a thickness of 40 μm as described above are individually formed on the front surface 3 and the back surface 8 of the laminate including the metal plates 2 and 6 and the insulating sheet S. Laminate. Then, as shown by arrows in FIG. 3D, a step of pressing the metal plates 2 and 6, the insulating sheet S, and the outer insulating sheets S1 and S2 while heating them by hot pressing along the thickness direction is performed. . Thereafter, a known curing process of heating and curing the insulating sheets S, S1, and S2 is performed. As a result, a core substrate 1 similar to that shown in FIGS. 1A and 2D can be obtained.
[0029]
The central portions of the through holes 5, 5 of the metal plates 2, 6 in the core substrate 1 obtained by the first or second manufacturing method, the insulating layer 10 located therebetween, and the upper and lower front / back surface insulating layers 9a. , 9b are drilled or laser-processed along the thickness direction. As a result, as shown in FIG. 4A, a through hole 13 having an inner diameter of about 150 μm is formed along the center of the through holes 5 and 5 of the metal plates 2 and 6.
The inner wall of the through hole 13 and the entire surface 11 and the back surface 12 of the core substrate 1 are coated with a plating catalyst such as Pd and subjected to electroless copper plating and electrolytic copper plating. As a result, as shown in FIG. 4B, a substantially cylindrical through-hole conductor 14 having a thickness of about 20 μm is formed along the inner wall of the through-hole 13, and the front surface 11 and the back surface 12 of the core substrate 1 are formed. Copper plating films 11a and 12a are formed on the entire surface.
[0030]
Next, as shown in FIG. 4C, the inside of the through-hole conductor 14 is filled with a non-conductive or conductive filling resin 15 containing an inorganic filler. The upper and lower ends of the filling resin 15 are copper-plated and lid-plated.
Next, an etching resist (not shown) having a predetermined pattern is formed on each of the copper plating films 11a and 12a, and the copper plating films 11a and 12a exposed from gaps between the resists are etched by a known method.
As a result, as shown in FIG. 4C, a front surface wiring layer 16 and a back surface wiring layer 17 are formed on the front surface 11 and the rear surface 12 of the core substrate 1 according to the above-mentioned pattern, and these are formed by through-hole conductors. 14 are connected to each other.
[0031]
Thereafter, the insulating layers 18 and 24, the solder resist layer 30, the wiring layers 22 and 28, and the filled via conductors 20 and 26 that form the build-up layer BU are formed above the surface 11 and the surface wiring layer 16 of the core substrate 1. It is formed by a known build-up process (semi-additive method, full-additive method, subtractive method, formation of an insulating layer by laminating a film-like resin material, photolithography technique, and the like). Further, the solder bumps 32 are formed at appropriate positions on the wiring layer 28.
[0032]
Further, the solder resist layer 19 is formed above (below) the back surface 12 and the back surface wiring layer 17 of the core substrate 1, and is subjected to laser processing to form the opening 23, and the wiring 21 is formed on the bottom surface thereof. It is exposed and its surface is plated.
As a result, the wiring board 36 of the present invention shown in FIG. 1B can be obtained. According to the method of manufacturing the first and second wiring boards 36 of the present invention as described above, the wiring board 36 using the core substrate 1 and having the required board strength and flatness and having stable electrical characteristics is easily used. Can be reliably provided.
Note that a build-up layer BU similar to the above may be formed symmetrically above the back surface 12 and the back surface wiring layer 17 of the core substrate 1.
[0033]
FIG. 5A shows a cross section of a core substrate 1 a which is an application of the core substrate 1.
As shown in FIG. 5A, the core substrate 1a includes a metal plate 2a having a thickness of 0.12 mm, a metal plate 6a having a thickness of 0.08 mm, and a metal plate 6a having a thickness of 0.08 mm. And the same insulating layer 10 as above.
As shown in FIG. 5 (A), the same plurality of through holes 5 penetrate through the same position in plan view between the front surfaces 3, 7 and the back surfaces 4, 8 of the metal plates 2a, 6a. Are filled with the same insulating materials 10a and 10b, and the front surface insulating layer 9a and the back surface insulating layer 9b are formed on the front surface 3 of the metal plate 2a and the back surface 8 of the metal plate 6a. Such a core substrate 1a can also be obtained by the first or second manufacturing method.
[0034]
The same strength and flatness as described above can be obtained by the core substrate 1a. In addition, since the relatively thick metal plate 2a is arranged near the surface 11 of the core substrate 1a, the build-up layer BU is formed only on the surface 11 of the core substrate 1a (only on one surface). Even with a wiring board similar to the wiring board 36, it is possible to eliminate or suppress the warpage such that the build-up layer BU side is depressed.
In the core substrate 1 using the metal plates 2 and 6 having the same thickness, the coefficient of thermal expansion of the metal plate 2 near the front surface 11 of the core substrate 1 is calculated from the coefficient of thermal expansion of the metal plate 6 near the back surface 12. The above-mentioned warpage can be prevented by selecting an object having a larger value.
[0035]
FIG. 5C shows a cross section of a core substrate 40 having a different configuration.
As shown in FIG. 5 (C), the core substrate 40 is made of the copper alloy and has metal plates 41, 44, 47 each having a thickness of 0.08 mm and arranged in parallel with each other, and an insulating member disposed therebetween. And layers 51 and 52. In the metal plates 41, 44, 47, a plurality of through holes 50 coaxially penetrate between the front surfaces 42, 45, 48 and the back surfaces 43, 46, 49 at the same position in plan view. Each of the through holes 50 is filled with the same insulating material as described above, and the surface 42 of the uppermost metal plate 41 and the back surface 49 of the lowermost metal plate 47 are provided with a surface insulating layer (outer insulating layer). 53 and a back surface insulating layer (outer layer insulating layer) 54 are individually formed. The overall thickness between the front surface 55 and the back surface 56 of the core substrate 40 is substantially the same as the thickness of the core substrates 1 and 1a.
The core substrate 40 as described above can also be obtained by the first or second manufacturing method, and the same effects as those of the core substrate 1 can be obtained, and a wiring substrate similar to the wiring substrate 36 can be formed. It is possible.
[0036]
FIG. 5C shows a cross section of a core substrate 40 a which is an application of the core substrate 40. As shown in FIG. 5C, the core substrate 40a includes three metal plates 41a, 44, and 47a made of the copper alloy and arranged in parallel with each other. The thickness of the uppermost metal plate 41a is 0.10 mm, the thickness of the middle metal plate 44 is 0.08 mm, and the thickness of the lowermost metal plate 47a is 0.05 mm. Between the metal plates 41a, 44, 47a, the same insulating layers 51, 52 as described above are located, and between the front surfaces 42, 45, 48 and the back surfaces 43, 46, 49, the same through holes as described above. 50 are formed.
Further, the same surface insulating layer 53 and back surface insulating layer 54 as those described above are individually formed on the front surface 42 of the uppermost metal plate 41a and the back surface 49 of the lowermost layer.
[0037]
The same strength, flatness, and the like can be obtained by the core substrate 40a. Moreover, since the relatively thick metal plate 41a is disposed closer to the front surface 55 of the core substrate 40a and the relatively thin metal plate 47a is disposed closer to the back surface 56, the front surface of the core substrate 40a is reduced. Even with a wiring board similar to the wiring board 36 in which the buildup layer BU is formed only on the 55 (only on one side), it is possible to eliminate or suppress such a warp that the buildup layer BU side is dented. Become.
In the core substrate 40 using the metal plates 41, 44, 47 having the same thickness, the coefficient of thermal expansion of the metal plate 41 near the front surface 55 of the core substrate 40 is determined by the thermal expansion coefficient of the metal plate 47 near the back surface 56. The warpage can also be prevented by setting the coefficient of thermal expansion larger than the coefficient of expansion and selecting the coefficient of thermal expansion of the metal plate 44 in the middle layer between these.
[0038]
The present invention is not limited to the embodiments described above.
In addition to the copper alloy, pure metal, oxygen-free copper, Fe-Ni-based alloys such as Fe-42 wt% Ni and Fe-36 wt% Ni, other steel types, titanium, Alloys, and aluminum and its alloys are also applicable. Further, four or more metal plates can be used in combination for the core substrate 1 and the like.
Further, as the insulating material to be the insulating layer 10 and the like and the front and back surface insulating layers 9a and 9b, it is also possible to apply a prepreg of a composite material in which continuous porous PTFE is impregnated with an epoxy resin.
Further, in addition to the epoxy resin as a main component, a polyimide resin, a BT resin, a PPE resin, or a continuous pore having similar heat resistance and pattern moldability may be used for the insulating layer 18 of the build-up layer BU. A resin-resin composite material obtained by impregnating a resin such as an epoxy resin into a fluorine resin having a three-dimensional network structure such as PTFE can also be used. For forming the insulating layer, a method of applying a liquid resin with a roll coater can be used in addition to a method of thermocompression bonding an insulating resin film. The composition of the glass cloth or glass filler mixed into the insulating layer may be any one of E glass, D glass, Q glass, and S glass, or a combination of two or more of them.
[0039]
The surface wiring layer 16 and the wiring layer 22 of the build-up layer BU may be made of Ag, Ni, Ni—Au, or the like, in addition to Cu (copper). Instead, it may be formed by a method such as applying a conductive resin. Further, instead of the filled via conductor 20 and the like, a conformal via conductor having an inverted conical shape in which the inside of a via hole formed in the insulating layer 18 or the like is not completely filled with a conductor may be used. Alternatively, a staggered configuration in which the via conductors are stacked while shifting their axes may be used, or a configuration in which a wiring layer extending in the plane direction is interposed in the middle.
[Brief description of the drawings]
FIG. 1A is a cross-sectional view showing one embodiment of a core substrate used for a wiring substrate of the present invention, and FIG. 1B is a cross-sectional view showing a wiring substrate of the present invention using such a core substrate.
FIGS. 2A to 2D are schematic views showing each step of a method for manufacturing a first wiring board.
FIGS. 3A to 3D are schematic views showing steps of a method for manufacturing a second wiring board.
FIGS. 4A to 4C are schematic views showing each step following the last step of each of the above-mentioned manufacturing methods.
5A is a cross-sectional view showing an application form of the core substrate of FIG. 1A, FIG. 5B is a cross-sectional view showing a core board of a different form, and FIG. 5C is an application of the core board of FIG. Sectional drawing which shows a form.
6A is a cross-sectional view showing a conventional core board, FIG. 6B is a cross-sectional view showing a metal plate used for the same, and FIG. 6C is a cross-sectional view showing a conventional wiring board using the core board of FIG. FIG.
[Explanation of symbols]
1, 1a, 40, 40a ... core board
2, 2a, 6, 6a, 41, 44, 47 ... metal plate
3,7,42,45,48 ...... Surface of metal plate
4,8,43,46,49 ………… Back side of metal plate
5,50 …………………… Through hole
9a, 53 ... surface insulating layer (outer insulating layer)
9b, 54 …………………… Back insulating layer (outer insulating layer)
10, 51, 52 ... Insulating layer
10a, 10b ……………… Insulating material
11, 55 ............ The surface of the core substrate
12,56 ……………………………… the back side of the core board
16 Surface Wiring Layer
17 …………………… Back wiring layer
18, 24 .................. Insulating layer
22, 28 ...... Wiring layer
36 ............ Wiring board
BU ………………………………… Build-up layer
S …………………………… Insulating sheet
S1, S2 ……………………… Outer insulating sheet
h …………………………… Through-hole

Claims (5)

表面および裏面を有し且つ互いに絶縁層を介して平行に配置した複数の金属板と、
上記複数の金属板における表面と裏面との間を貫通する貫通孔と、
上記貫通孔内に形成された絶縁材と、を含むコア基板を備えている、
ことを特徴とする配線基板。
A plurality of metal plates having a front surface and a back surface and arranged in parallel with each other via an insulating layer,
A through-hole penetrating between the front and back surfaces of the plurality of metal plates,
An insulating material formed in the through hole, and a core substrate including:
A wiring board characterized by the above-mentioned.
前記貫通孔は、前記複数の金属板における平面視でほぼ同じ位置に形成されている、ことを特徴とする請求項1に記載の配線基板。The wiring board according to claim 1, wherein the through holes are formed at substantially the same positions in the plurality of metal plates as viewed in plan. 前記コア基板の表面および裏面にそれぞれ外層絶縁層を介して個別に形成した表面配線層ならびに裏面配線層と、
上記表面配線層および裏面配線層の少なくとも一方の上方に形成され複数の絶縁層とこれらの間に位置する複数の配線層とからなるビルドアップ層と、
を更に含む、ことを特徴とする請求項1または2に記載の配線基板。
A surface wiring layer and a back surface wiring layer individually formed on the front and back surfaces of the core substrate via an outer insulating layer, respectively;
A build-up layer comprising a plurality of insulating layers formed above at least one of the front surface wiring layer and the back surface wiring layer and a plurality of wiring layers located therebetween;
The wiring board according to claim 1, further comprising:
表面および裏面を有する平行な複数の金属板の間に絶縁シートを挿入し且つ絶縁層として密着する工程と、
上記複数の金属板およびこれらの間に挟まれた上記絶縁層からなる積層体の厚み方向に沿って貫通孔を形成する工程と、
上記積層体の表面および裏面に外層絶縁シートをそれぞれ積層し且つこれらを厚み方向に沿って押圧して密着すると共に、上記貫通孔に絶縁材を充填する工程と、を備えるコア基板の製造工程を含む、
ことを特徴とする配線基板の製造方法。
A step of inserting an insulating sheet between a plurality of parallel metal plates having a front surface and a back surface and closely contacting the same as an insulating layer;
Forming a through-hole along the thickness direction of the laminate comprising the plurality of metal plates and the insulating layer sandwiched therebetween,
A step of laminating an outer insulating sheet on each of the front and back surfaces of the laminate and pressing and adhering them along the thickness direction, and a step of filling the through holes with an insulating material. Including,
A method for manufacturing a wiring board, comprising:
表面および裏面を有する複数の金属板における平面視で同じ位置に貫通孔を形成する工程と、
上記貫通孔を有する平行な上記複数の金属板の間に絶縁シートを挿入し且つこれらを厚み方向に沿って押圧することにより、複数の金属板の間に密着する絶縁層および上記貫通孔に充填した絶縁材を含む積層体を形成する工程と、
上記積層体の表面および裏面に外層絶縁シートをそれぞれ密着する工程と、
を備えるコア基板の製造工程を含む、ことを特徴とする配線基板の製造方法。
A step of forming a through hole at the same position in a plan view in a plurality of metal plates having a front surface and a back surface,
By inserting an insulating sheet between the plurality of parallel metal plates having the through-holes and pressing them along the thickness direction, an insulating layer and an insulating material filled in the through-holes, which are in close contact between the plurality of metal plates. Forming a laminate including:
A step of adhering the outer insulating sheet to the front and back surfaces of the laminate, respectively,
A method of manufacturing a wiring board, comprising: a step of manufacturing a core board having the following.
JP2002187373A 2002-06-27 2002-06-27 Wiring board manufacturing method Expired - Fee Related JP3955799B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002187373A JP3955799B2 (en) 2002-06-27 2002-06-27 Wiring board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002187373A JP3955799B2 (en) 2002-06-27 2002-06-27 Wiring board manufacturing method

Publications (2)

Publication Number Publication Date
JP2004031738A true JP2004031738A (en) 2004-01-29
JP3955799B2 JP3955799B2 (en) 2007-08-08

Family

ID=31182427

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002187373A Expired - Fee Related JP3955799B2 (en) 2002-06-27 2002-06-27 Wiring board manufacturing method

Country Status (1)

Country Link
JP (1) JP3955799B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008042154A (en) * 2006-08-09 2008-02-21 Kinko Denshi Kofun Yugenkoshi Package substrate
JP2011258997A (en) * 2004-02-04 2011-12-22 Ibiden Co Ltd Multilayer printed board
US8289728B2 (en) 2009-10-02 2012-10-16 Fujitsu Limited Interconnect board, printed circuit board unit, and method
JP2019197876A (en) * 2018-05-07 2019-11-14 恆勁科技股分有限公司Phoenix Pioneer Technology Co.,Ltd. Flip chip package substrate

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011258997A (en) * 2004-02-04 2011-12-22 Ibiden Co Ltd Multilayer printed board
JP4855075B2 (en) * 2004-02-04 2012-01-18 イビデン株式会社 Multilayer printed circuit board
US8110750B2 (en) 2004-02-04 2012-02-07 Ibiden Co., Ltd. Multilayer printed wiring board
US8119920B2 (en) 2004-02-04 2012-02-21 Ibiden Co., Ltd. Multilayer printed wiring board
US8729400B2 (en) 2004-02-04 2014-05-20 Ibiden Co., Ltd. Multilayer printed wiring board
US8754334B2 (en) 2004-02-04 2014-06-17 Ibiden Co., Ltd. Multilayer printed wiring board
US9101054B2 (en) 2004-02-04 2015-08-04 Ibiden Co., Ltd. Multilayer printed wiring board
JP2008042154A (en) * 2006-08-09 2008-02-21 Kinko Denshi Kofun Yugenkoshi Package substrate
US7772703B2 (en) 2006-08-09 2010-08-10 Unimicron Technology Corp. Package substrate
US8289728B2 (en) 2009-10-02 2012-10-16 Fujitsu Limited Interconnect board, printed circuit board unit, and method
JP2019197876A (en) * 2018-05-07 2019-11-14 恆勁科技股分有限公司Phoenix Pioneer Technology Co.,Ltd. Flip chip package substrate

Also Published As

Publication number Publication date
JP3955799B2 (en) 2007-08-08

Similar Documents

Publication Publication Date Title
JP4767269B2 (en) Method for manufacturing printed circuit board
US6637105B1 (en) Method of manufacturing a multilayer printed wiring board
JP2014216375A (en) Printed wiring board and method of manufacturing multilayer core board
JP2003031952A (en) Core substrate and multilayer circuit board using the same
US7059039B2 (en) Method for producing printed wiring boards
JP2006165496A (en) Parallel multi-layer printed board having inter-layer conductivity through via post
TW202339570A (en) Multilayer substrate, multilayer substrate production method, and electronic device
JP2015060981A (en) Printed wiring board
JP4061137B2 (en) Multilayer resin wiring board and manufacturing method thereof
KR100747022B1 (en) Embedded printed circuit board and its manufacturing method
US8076589B2 (en) Multilayer wiring board and its manufacturing method
JP2004095854A (en) Multilayer interconnection board
JP2014204088A (en) Multilayer wiring board and method of manufacturing the same
JP3955799B2 (en) Wiring board manufacturing method
JP2005072061A (en) Wiring board and its manufacturing method
JP3440174B2 (en) Multilayer printed wiring board and method of manufacturing the same
KR100782404B1 (en) Printed Circuit Board and Manufacturing Method
JP2005072063A (en) Wiring board and its manufacturing method
JP2003243831A (en) Printed wiring board and its producing method
JP3914102B2 (en) Manufacturing method of laminated resin wiring board
KR100657410B1 (en) Manufacturing multi-layer pcb
JP3588888B2 (en) Method for manufacturing multilayer printed wiring board
JP2022119655A (en) Wiring substrate
JP2005072064A (en) Wiring board and its manufacturing method
JP2020150094A (en) Printed wiring board and its manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040811

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070116

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070314

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070410

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070507

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100511

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100511

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110511

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120511

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120511

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130511

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130511

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140511

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees