[go: up one dir, main page]

JP2004031377A - Optical semiconductor device - Google Patents

Optical semiconductor device Download PDF

Info

Publication number
JP2004031377A
JP2004031377A JP2002180708A JP2002180708A JP2004031377A JP 2004031377 A JP2004031377 A JP 2004031377A JP 2002180708 A JP2002180708 A JP 2002180708A JP 2002180708 A JP2002180708 A JP 2002180708A JP 2004031377 A JP2004031377 A JP 2004031377A
Authority
JP
Japan
Prior art keywords
optical semiconductor
conductor layer
semiconductor element
wiring
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002180708A
Other languages
Japanese (ja)
Inventor
Toru Nagaoka
長岡 徹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2002180708A priority Critical patent/JP2004031377A/en
Publication of JP2004031377A publication Critical patent/JP2004031377A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Lasers (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a small-sized optical semiconductor device which can maintain the wavelength of an optical signal emitted from an optical semiconductor element constant. <P>SOLUTION: An optical semiconductor device has an optical semiconductor element 4 laid at the bottom surface of inside of a vessel 1 via an electron-cooling element 2; and a wiring substrate 9, one end part of which is laid on a holding member that is located at one part of the inside or inside of the vessel 1, the other end part of which is laid near the optical semiconductor element 4 of the upper surface of the electron-cooling element 2, and where a wiring conductor 9b is formed to transmit a driving signal input into the optical semiconductor element 4. The wiring substrate 9 has the wiring conductor 9b on the upper surface of an insulating substrate 9a and a grounding conductor layer 9c comprising of an underlying conductor layer formed at nearly all the surface of the lower surface, and a main conductor layer which is formed at one end part and at a region of other end part of the underlying conductor layer. <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
本発明は、光通信分野等で用いられ、半導体レーザ(LD)等の光半導体素子を収容した光半導体装置に関する。
【0002】
【従来の技術】
従来の光半導体装置の断面図を図2(a),(b)に示す。図2において、1はセラミックス等からなる容器、1aは容器1の外面に接合された入力端子、2は容器1内の底面に載置されたペルチェ素子等の電子冷却素子、3は電子冷却素子2の上面に設置された載置用基板、4は光半導体素子、5は光半導体素子4が搭載されたサブマウント、6は光半導体素子4の出射光を集光させるレンズ、7はレンズ6を保持するためのレンズ保持部材、8は電子冷却素子2の温度を検出する温度検出器(温度センサ)、9は入力端子1aと光半導体素子4とを電気的に接続する配線基板である。
【0003】
また、配線基板9の上面図と下面図を図3(a),(b)にそれぞれ示す。図3において、19aはセラミックス等からなる絶縁基板、19bは、絶縁基板19aの一方主面に形成され、インピーダンス整合用の線路導体から成る配線導体、19cは絶縁基板19aの他方主面の全面に形成された接地導体層である。この配線基板9は、マイクロストリップライン構造になっており、高周波信号を良好に伝搬させる構造とされている。
【0004】
そして、光半導体装置に用いられるLD等の光半導体素子4は、光半導体素子4の温度が変化することによって、光半導体素子4から発光される光信号の波長が変化するという特性がある。このため、光半導体素子4から発光される光信号の波長を出来る限り一定に安定させるために、光半導体素子4の温度を一定に保つように光半導体装置は構成されている。
【0005】
即ち、光半導体素子4は、その駆動時の自己発熱と、光半導体装置の外部環境の温度と、光半導体素子4に駆動用の高周波信号を伝送させる配線基板9の発熱とにより、温度が変化する。光半導体素子4の温度変化が起らないように、光半導体装置内部に電子冷却素子2と温度検出器8とを設けている。温度検出器8が設定温度と異なる温度を検出した場合、その検出信号が光半導体装置の外部に接続された電子冷却素子2の駆動装置にフィードバックされ、その駆動装置が温度検出器8の検出温度が設定温度になるまで電子冷却素子2を駆動する。これにより、載置用基板3およびサブマウント5を介して搭載された光半導体素子4とが一定の温度に保たれる。
【0006】
【発明が解決しようとする課題】
しかしながら、上記従来の配線基板9を用いた光半導体装置においては、以下のような問題点があった。即ち、配線基板9は、その一端部が容器1の内面に、他端部が電子冷却素子2によって温度が一定に保たれている載置用基板3に接合されているため、電子冷却素子2より容器1側に移動した熱が、配線基板9を通って載置用基板3へ逆流する。この逆流する熱の影響で、光半導体素子4の温度を安定に制御できず、結果として光半導体素子4より発光される光信号の波長が安定しないという問題が発生していた。
【0007】
この問題を解決する一つの構成として、配線基板9を長くしてその熱抵抗を増大させ、容器1から載置用基板3への熱の逆流を抑制するものが提案されている(特開平9−223847号公報参照)。しかし、この構成では配線基板9が長くなるため光半導体装置を小型化できないという問題点があった。
【0008】
従って、本発明は上記問題点に鑑みて完成されたものであり、その目的は、光半導体素子より発光される光信号の波長を一定に保つことができる小型の光半導体装置を提供することにある。
【0009】
【課題を解決するための手段】
本発明の光半導体装置は、容器内の底面に電子冷却素子を介して載置された光半導体素子と、前記容器の内面の一部もしくは前記内面に配置された支持部材に一端部が載置されるとともに前記電子冷却素子の上面の前記光半導体素子の近傍に他端部が載置され、前記光半導体素子に入力される駆動信号を伝送する配線導体が形成された配線基板とを具備した光半導体装置において、前記配線基板は、絶縁基板の上面に前記配線導体が形成され、下面の略全面に形成された下地導体層と該下地導体層の前記一端部および前記他端部の部位に形成された主導体層とから成る接地導体層が形成されていることを特徴とする。
【0010】
本発明の光半導体装置は、配線基板が、絶縁基板の上面に配線導体が形成され、下面の略全面に形成された下地導体層と該下地導体層の前記一端部および前記他端部の部位に形成された主導体層とから成る接地導体層が形成されていることから、配線導体をマイクロストリップライン構造とすることができ、そのため配線導体において駆動信号としての高周波信号を伝送させた場合に高周波信号を良好に伝送させることができる。また、接地導体層の中央部に熱が伝導し易い金等から成る主導体層が形成されていないため、接地導体層の中央部で伝熱経路が遮断されて配線基板の熱抵抗を上げることができる。その結果、配線基板を介して容器から電子冷却素子へ伝わる熱量で接地導体層を経由する成分を大幅に低下させることができる。従って、光半導体素子の温度制御を安定して行なうことができ、光半導体素子より発光される光信号の波長を一定に保ち、精度のよい光通信が可能となる。
【0011】
【発明の実施の形態】
本発明の光半導体装置について以下に詳細に説明する。本発明の光半導体装置の全体の基本的な構造は、従来の光半導体装置と同様であり、図2(a),(b)に示す通りである。即ち、1はアルミナ(Al)セラミックス等のセラミックス、樹脂、金属等からなる略直方体の容器、1aは容器1の外面に形成されたメタライズ層等にロウ付け接合された入力端子である。
【0012】
また、2は容器1内の底面に載置されたペルチェ素子等の電子冷却素子、3は電子冷却素子2の上面に設置された載置用基板である。この載置用基板3は銅タングステン合金(Cu−W)等から成る。さらに、4はLD,PD等の光半導体素子、5は光半導体素子4が搭載されたアルミナ(Al)セラミックス等のセラミックス、樹脂等から成るサブマウント、6は光半導体素子4の出射光を集光させるレンズ、7はレンズ6を保持するためのレンズ保持部材、8は電子冷却素子2の温度を検出する温度検出器(温度センサ)、9は入力端子1aと光半導体素子4とを電気的に接続する配線基板である。上記温度検出器8は、金属酸化物やシリコン等によって形成されるサーミスタ等である。
【0013】
また、図1(a),(b)は本発明の光半導体装置における配線基板9の上面図と下面図である。図1において、9aはアルミナ(Al)セラミックス等のセラミックス等からなる絶縁基板、9bはインピーダンス整合用の線路導体等から成る配線導体、9cは接地導体、9dは、下地導体層としての密着金属層と拡散防止層とが順次積層されて成る接地導体層9cの中央部、9eは、拡散防止層の一端部および他端部の部位に主導体層が積層されて成る接地導体層9cの端部である。
【0014】
なお、下地導体層は密着金属層のみから成っていてもよく、また密着金属層と拡散防止層とから成っていてもよい。以下、下地導体層が密着金属層と拡散防止層とから成る場合について説明する。
【0015】
本発明の光半導体装置は、容器1内の底面に電子冷却素子2を介して載置された光半導体素子4と、容器1の内面の一部もしくは内面に配置された支持部材に一端部が載置されるとともに電子冷却素子2の上面の光半導体素子4の近傍に他端部が載置され、光半導体素子4に入力される駆動信号を伝送する配線導体9bが形成された配線基板9とを具備し、配線基板9は、絶縁基板9aの上面に配線導体9bが形成され、下面の略全面に形成された下地導体層と下地導体層の一端部および他端部の部位に形成された主導体層とから成る接地導体層9cが形成されている。
【0016】
本発明では、配線基板9の他端部は光半導体素子4の近傍に載置されるが、配線基板9の他端と光半導体素子4との距離は10mm程度以下であり、この場合に電子冷却素子2より容器1側に移動した熱が、配線基板9を通って載置用基板3から光半導体素子4へ逆流する現象が発生し易くなる。また、配線基板9の一端部は容器1の内面の一部もしくは内面に配置された支持部材に一端部が載置されるが、容器1の内面の一部に載置される場合、容器1の内面に棚部1bや段差を設けてその上に載置することができる。また、容器1の内面に配置された支持部材に載置される場合、容器1の内側面近傍の底面または内側面に接する状態で底面に円柱状や角柱状等の支持部材を設けてその上に載置することもできる。
【0017】
本発明の容器1の外形形状は、直方体、立方体、円筒形等の筒状等の種々の形状とし得るが、電子冷却素子2を載置できる平坦な底面を内部に有するものがよい。また容器1は、上面が開口されており、内部に各部品を収容した後に開口を蓋体で塞ぐような構成であることが、各部品を容易に収容できる点で好ましい。
【0018】
容器1の外面のメタライズ層は、容器1をセラミック積層法で作製することによって、容器1の内外面を貫通するように形成され、容器1の内面側のメタライズ層が配線基板9の配線導体9bにボンディングワイヤ等により電気的に接続される。
【0019】
本発明の配線基板9の下面に形成される接地導体層9cの中央部9dは、線路導体から成る配線導体9bの線路方向の長さが0.05〜2.0mmであることが好ましい。0.05mm未満では、伝熱を遮断するための中央部9dが短いため、配線基板9を介して容器1から電子冷却素子2へ伝わる熱量を抑えることが困難になる。2.0mmを超えると、配線導体9bの長さも長くなりマイクロストリップラインのインピーダンス特性が不安定になり易くなる傾向がある。
【0020】
また、接地導体層9cの端部9eの配線導体9bの線路方向の長さは0.10〜1.0mmであることが好ましい。0.10mm未満では、配線基板9の接合強度が弱くなり配線基板9の剥離が起こり易くなる。1.0mmを超えると、端部9eが長くなるため、配線基板9を介して容器1から電子冷却素子2へ伝わる熱量を抑えることが困難になる。
【0021】
接地導体層9cの形成パターンは、図1(b)のような略四角形の中央部9dおよび略四角形の端部9eが好ましいが、これに限らず、端部9eにおいて高周波信号の伝送特性を劣化させないとともに載置用基板3への接合性を劣化させない範囲内で主導体層の島状の非形成部を一つまたは複数設けたパターンであってもよい。このような構成により、端部9eにおいても伝熱を抑制することができる。また、接地導体層9cは、絶縁基板9aの配線導体9bの線路方向に略平行な側面に延出して形成されていてもよい。
【0022】
接地導体層9cの中央部9dの厚みは0.01〜1.2μmであることがよく、0.01μm未満では高周波信号が密着金属層および拡散防止層から成る中央部9dから漏洩し易くなり接地導体層としての機能をなさず、配線導体9bで高周波信号が良好に伝送されにくくなる。1.2μmより厚くなると、熱の遮断効果が低くなり配線基板9の熱抵抗を上げるのに十分でない。
【0023】
配線基板9を成す絶縁基板9aは、セラミックス(焼結体)や樹脂等の絶縁材料から成り、例えば酸化アルミニウム(Al)質焼結体、窒化アルミニウム(AlN)質焼結体、炭化珪素(SiC)質焼結体、窒化珪素(Si)質焼結体、ガラスセラミックス焼結体等から成る。
【0024】
配線導体9bおよび接地導体層9cは、蒸着法、スパッタリング法、CVD法、めっき法等の薄膜形成法により形成され、またフォトリソグラフィ法、エッチング法、リフトオフ法等によって所定パターンに加工される。
【0025】
配線導体9bは、接地導体層9cの端部9eと同様に、密着金属層、拡散防止層、主導体層が順次積層された3層構造の導体層などから成る。密着金属層は、セラミックス等から成る絶縁基板9aとの密着性の点で、Ti,Cr,Ta,Nb,Ni−Cr合金,TaN等のうち少なくとも1種より成るのが良い。密着金属層の厚さは0.01〜0.2μm程度が良い。0.01μm未満では、強固に密着することが困難となり、0.2μmを超えると、成膜時の内部応力によって剥離が生じ易くなる。
【0026】
拡散防止層は、密着金属層と主導体層との相互拡散を防ぐうえで、Pt,Pd,Rh,Ni,Ni−Cr合金,Ti−W合金等のうち少なくとも1種より成るのが良い。拡散防止層の厚さは0.05〜1μm程度が良く、0.05μm未満では、ピンホール等の欠陥が発生して拡散防止層としての機能を果たしにくくなる。1μmを超えると、成膜時の内部応力により剥離が生じ易くなる。拡散防止層にNi−Cr合金を用いる場合は、密着性も確保できるため、密着金属層を省くことも可能である。
【0027】
さらに、主導体層は電気抵抗の小さいAu,Cu,Ni,Ag等から成るのがよく、その厚さは0.1〜5μm程度が良い。0.1μm未満では、電気抵抗が大きくなる傾向にあり、5μmを超えると、成膜時の内部応力により剥離を生じ易くなる。また、Auは貴金属で高価であることから、低コスト化の点でなるべく薄く形成することが好ましい。Cuは酸化し易いので、その上にNi層およびAu層からなる保護層を被覆するのが良い。
【0028】
また、配線導体9bと端部9eとを同じ膜構成によって形成してもよいし、異なる膜構成によって形成してもよい。
【0029】
配線導体9bと光半導体素子4との電気的な接続は、ボンディングワイヤや載置用基板3の表面に形成された配線パターンを介して行なうことができる。また、接地導体層9cは、金属製の容器1または容器1の内外面に形成された接地導体に導通されることによって接地される。
【0030】
なお、本発明は上記実施の形態に限定されるものではなく、本発明の要旨を逸脱しない範囲内において種々の変更を行なうことは何等差し支えない。
【0031】
【発明の効果】
本発明の光半導体装置は、容器内の底面に電子冷却素子を介して載置された光半導体素子と、容器の内面の一部もしくは内面に配置された支持部材に一端部が載置されるとともに電子冷却素子の上面の光半導体素子の近傍に他端部が載置され、光半導体素子に入力される駆動信号を伝送する配線導体が形成された配線基板とを具備し、配線基板は、絶縁基板の上面に配線導体が形成され、下面の略全面に形成された下地導体層と下地導体層の一端部および他端部の部位に形成された主導体層とから成る接地導体層が形成されていることにより、配線導体をマイクロストリップライン構造とすることができ、そのため配線導体において駆動信号としての高周波信号を伝送させた場合に高周波信号を良好に伝送させることができる。また、接地導体層の中央部に熱が伝導し易い金等から成る主導体層が形成されていないため、接地導体層の中央部で伝熱経路が遮断されて配線基板の熱抵抗を上げることができる。その結果、配線基板を介して容器から電子冷却素子へ伝わる熱量で接地導体層を経由する成分を大幅に低下させることができる。従って、光半導体素子の温度制御を安定して行なうことができ、光半導体素子より発光される光信号の波長を一定に保ち、精度のよい光通信が可能となる。
【図面の簡単な説明】
【図1】本発明の光半導体装置における配線基板について実施の形態の例を示し、(a)は配線基板の上面図、(b)は配線基板の下面図である。
【図2】本発明の光半導体装置について実施の形態の例を示し、(a)は光半導体装置の側断面図、(b)は光半導体装置の正面断面図である。
【図3】従来の光半導体装置における配線基板の一例を示し、(a)は配線基板の上面図、(b)は配線基板の下面図である。
【符号の説明】
1:容器
2:電子冷却素子
4:光半導体素子
9:配線基板
9a:絶縁基板
9b:配線導体
9c:接地導体層
9d:接地導体層の中央部
9e:接地導体層の端部
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an optical semiconductor device used in an optical communication field or the like and containing an optical semiconductor element such as a semiconductor laser (LD).
[0002]
[Prior art]
2A and 2B are cross-sectional views of a conventional optical semiconductor device. In FIG. 2, 1 is a container made of ceramics or the like, 1a is an input terminal joined to the outer surface of the container 1, 2 is an electronic cooling element such as a Peltier element mounted on the bottom surface in the container 1, and 3 is an electronic cooling element A mounting substrate 2 is mounted on the upper surface of the optical semiconductor device 4, an optical semiconductor element 4, a submount 5 on which the optical semiconductor element 4 is mounted, a lens 6 for condensing light emitted from the optical semiconductor element 4, and a lens 6 Is a temperature detector (temperature sensor) for detecting the temperature of the electronic cooling element 2, and 9 is a wiring board for electrically connecting the input terminal 1a and the optical semiconductor element 4.
[0003]
FIGS. 3A and 3B show a top view and a bottom view of the wiring board 9, respectively. In FIG. 3, 19a is an insulating substrate made of ceramics or the like, 19b is a wiring conductor formed on one main surface of the insulating substrate 19a and formed of a line conductor for impedance matching, and 19c is formed on the entire other main surface of the insulating substrate 19a. The formed ground conductor layer. This wiring board 9 has a microstrip line structure, and is a structure that allows high-frequency signals to propagate well.
[0004]
The optical semiconductor element 4 such as an LD used in the optical semiconductor device has a characteristic that the wavelength of an optical signal emitted from the optical semiconductor element 4 changes when the temperature of the optical semiconductor element 4 changes. Therefore, in order to stabilize the wavelength of the optical signal emitted from the optical semiconductor element 4 as much as possible, the optical semiconductor device is configured to keep the temperature of the optical semiconductor element 4 constant.
[0005]
That is, the temperature of the optical semiconductor element 4 changes due to self-heating during driving, the temperature of the external environment of the optical semiconductor device, and the heat of the wiring board 9 for transmitting the high-frequency signal for driving to the optical semiconductor element 4. I do. The electronic cooling device 2 and the temperature detector 8 are provided inside the optical semiconductor device so that the temperature of the optical semiconductor device 4 does not change. When the temperature detector 8 detects a temperature different from the set temperature, the detection signal is fed back to the driving device of the electronic cooling element 2 connected to the outside of the optical semiconductor device, and the driving device detects the detected temperature of the temperature detector 8. Is driven until the temperature reaches the set temperature. As a result, the mounting substrate 3 and the optical semiconductor element 4 mounted via the submount 5 are maintained at a constant temperature.
[0006]
[Problems to be solved by the invention]
However, the conventional optical semiconductor device using the wiring board 9 has the following problems. That is, the wiring board 9 has one end joined to the inner surface of the container 1 and the other end joined to the mounting substrate 3 whose temperature is kept constant by the electronic cooling element 2. The heat further moved toward the container 1 flows back to the mounting substrate 3 through the wiring substrate 9. Due to the influence of the backflowing heat, the temperature of the optical semiconductor element 4 cannot be controlled stably, and as a result, there has been a problem that the wavelength of the optical signal emitted from the optical semiconductor element 4 is not stable.
[0007]
As one configuration for solving this problem, there has been proposed a configuration in which the wiring board 9 is lengthened to increase the thermal resistance thereof, and the backflow of heat from the container 1 to the mounting substrate 3 is suppressed (Japanese Patent Laid-Open No. Hei 9 (1997)). -223847). However, this configuration has a problem that the optical semiconductor device cannot be miniaturized because the wiring substrate 9 is long.
[0008]
Accordingly, the present invention has been completed in view of the above problems, and an object of the present invention is to provide a small-sized optical semiconductor device capable of maintaining a constant wavelength of an optical signal emitted from an optical semiconductor element. is there.
[0009]
[Means for Solving the Problems]
The optical semiconductor device of the present invention has an optical semiconductor element mounted on a bottom surface in a container via an electronic cooling element, and one end mounted on a part of an inner surface of the container or a supporting member disposed on the inner surface. And a wiring board on which the other end is placed near the optical semiconductor element on the upper surface of the electronic cooling element, and on which a wiring conductor for transmitting a drive signal input to the optical semiconductor element is formed. In the optical semiconductor device, the wiring substrate is formed such that the wiring conductor is formed on an upper surface of an insulating substrate, and a base conductor layer formed substantially over the entire lower surface and a portion of the one end and the other end of the base conductor layer. A ground conductor layer including the formed main conductor layer is formed.
[0010]
In the optical semiconductor device of the present invention, the wiring substrate has a wiring conductor formed on the upper surface of the insulating substrate, and a base conductor layer formed on substantially the entire lower surface, and portions of the one end and the other end of the base conductor layer. Since the ground conductor layer consisting of the main conductor layer formed on the wiring conductor is formed, the wiring conductor can have a microstrip line structure, so that when the wiring conductor transmits a high-frequency signal as a drive signal, High-frequency signals can be transmitted well. In addition, since the main conductor layer made of gold or the like that easily conducts heat is not formed at the center of the ground conductor layer, the heat transfer path is cut off at the center of the ground conductor layer to increase the thermal resistance of the wiring board. Can be. As a result, the amount of heat transmitted from the container to the electronic cooling element via the wiring board can significantly reduce the component passing through the ground conductor layer. Therefore, the temperature control of the optical semiconductor element can be stably performed, the wavelength of the optical signal emitted from the optical semiconductor element is kept constant, and optical communication with high accuracy is possible.
[0011]
BEST MODE FOR CARRYING OUT THE INVENTION
The optical semiconductor device of the present invention will be described below in detail. The overall basic structure of the optical semiconductor device of the present invention is the same as that of a conventional optical semiconductor device, and is as shown in FIGS. 2 (a) and 2 (b). That is, 1 is a substantially rectangular parallelepiped container made of ceramics such as alumina (Al 2 O 3 ) ceramic, resin, metal or the like, and 1a is an input terminal brazed to a metallized layer formed on the outer surface of the container 1 or the like. .
[0012]
Reference numeral 2 denotes an electronic cooling element such as a Peltier element mounted on the bottom surface of the container 1, and reference numeral 3 denotes a mounting substrate installed on the upper surface of the electronic cooling element 2. The mounting substrate 3 is made of a copper-tungsten alloy (Cu-W) or the like. Further, 4 is an optical semiconductor element such as an LD or PD, 5 is a submount made of ceramics or resin such as alumina (Al 2 O 3 ) ceramic on which the optical semiconductor element 4 is mounted, and 6 is an output of the optical semiconductor element 4. 7 is a lens holding member for holding the lens 6, 8 is a temperature detector (temperature sensor) for detecting the temperature of the electronic cooling element 2, 9 is the input terminal 1a and the optical semiconductor element 4 Is a wiring board for electrically connecting. The temperature detector 8 is a thermistor formed of metal oxide, silicon, or the like.
[0013]
1A and 1B are a top view and a bottom view of a wiring board 9 in the optical semiconductor device of the present invention. In FIG. 1, 9a is an insulating substrate made of ceramics such as alumina (Al 2 O 3 ) ceramics, 9b is a wiring conductor made of a line conductor or the like for impedance matching, 9c is a ground conductor, and 9d is a ground conductor layer. The central portion 9e of the ground conductor layer 9c, in which an adhesion metal layer and a diffusion prevention layer are sequentially laminated, is a ground conductor layer 9c in which a main conductor layer is laminated at one end and the other end of the diffusion prevention layer. It is the end of.
[0014]
The underlying conductor layer may be composed of only the adhesion metal layer, or may be composed of the adhesion metal layer and the diffusion preventing layer. Hereinafter, a case in which the underlying conductor layer includes the adhesion metal layer and the diffusion preventing layer will be described.
[0015]
The optical semiconductor device of the present invention includes an optical semiconductor element 4 mounted on the bottom surface of the container 1 via the electronic cooling element 2, and a support member disposed on a part of the inner surface of the container 1 or an inner surface of the container 1. A wiring board 9 on which the other end is mounted near the optical semiconductor element 4 on the upper surface of the electronic cooling element 2 and on which a wiring conductor 9b for transmitting a drive signal input to the optical semiconductor element 4 is formed. The wiring substrate 9 includes a wiring conductor 9b formed on the upper surface of the insulating substrate 9a, a base conductor layer formed on substantially the entire lower surface, and one end and the other end of the base conductor layer. And a ground conductor layer 9c composed of the main conductor layer.
[0016]
In the present invention, the other end of the wiring board 9 is placed near the optical semiconductor element 4, but the distance between the other end of the wiring board 9 and the optical semiconductor element 4 is about 10 mm or less. A phenomenon in which heat transferred from the cooling element 2 to the container 1 side flows back through the wiring board 9 to the optical semiconductor element 4 from the mounting substrate 3 is likely to occur. In addition, one end of the wiring board 9 is placed on a part of the inner surface of the container 1 or on a support member arranged on the inner surface. Can be placed on the shelf 1b or a step provided on the inner surface thereof. Further, when placed on a support member disposed on the inner surface of the container 1, a support member having a columnar shape or a prism shape is provided on the bottom surface in contact with the bottom surface near the inner surface of the container 1 or in contact with the inner surface. It can also be placed on
[0017]
The outer shape of the container 1 of the present invention can be various shapes such as a rectangular parallelepiped, a cubic, and a cylindrical shape such as a cylindrical shape, but it is preferable that the inside has a flat bottom surface on which the electronic cooling element 2 can be placed. It is preferable that the container 1 has a configuration in which an upper surface is opened and the opening is closed by a lid after each component is accommodated in the interior, since each component can be easily accommodated.
[0018]
The metallized layer on the outer surface of the container 1 is formed so as to penetrate the inner and outer surfaces of the container 1 by manufacturing the container 1 by a ceramic lamination method, and the metallized layer on the inner surface side of the container 1 is formed by the wiring conductor 9 b of the wiring board 9. Are electrically connected to each other by a bonding wire or the like.
[0019]
In the central portion 9d of the ground conductor layer 9c formed on the lower surface of the wiring board 9 of the present invention, the length of the wiring conductor 9b formed of a line conductor in the line direction is preferably 0.05 to 2.0 mm. If the thickness is less than 0.05 mm, the central portion 9 d for blocking heat transfer is short, so it is difficult to suppress the amount of heat transferred from the container 1 to the electronic cooling element 2 via the wiring board 9. If it exceeds 2.0 mm, the length of the wiring conductor 9b becomes longer, and the impedance characteristics of the microstrip line tend to become unstable.
[0020]
The length of the wiring conductor 9b at the end 9e of the ground conductor layer 9c in the line direction is preferably 0.10 to 1.0 mm. When the thickness is less than 0.10 mm, the bonding strength of the wiring board 9 becomes weak, and the wiring board 9 is easily peeled. If it exceeds 1.0 mm, the end 9e becomes long, and it becomes difficult to suppress the amount of heat transmitted from the container 1 to the electronic cooling element 2 via the wiring board 9.
[0021]
The formation pattern of the ground conductor layer 9c is preferably a substantially square central part 9d and a substantially square end 9e as shown in FIG. 1B, but is not limited to this, and the transmission characteristic of the high-frequency signal is deteriorated at the end 9e. A pattern in which one or a plurality of island-shaped non-formation portions of the main conductor layer may be provided within a range not to cause the deterioration and not to deteriorate the bonding property to the mounting substrate 3. With such a configuration, heat transfer can be suppressed even at the end 9e. Further, the ground conductor layer 9c may be formed to extend on a side surface of the wiring substrate 9b of the insulating substrate 9a substantially parallel to the line direction.
[0022]
The center portion 9d of the ground conductor layer 9c preferably has a thickness of 0.01 to 1.2 μm. If the thickness is less than 0.01 μm, a high-frequency signal is likely to leak from the center portion 9d formed of the adhesion metal layer and the diffusion preventing layer, so that the grounding is performed. Without functioning as a conductor layer, it becomes difficult for the wiring conductor 9b to transmit a high-frequency signal satisfactorily. When the thickness is more than 1.2 μm, the effect of blocking heat is reduced, and is not enough to increase the thermal resistance of the wiring board 9.
[0023]
The insulating substrate 9a forming the wiring substrate 9 is made of an insulating material such as ceramics (sintered body) or resin, for example, an aluminum oxide (Al 2 O 3 ) -based sintered body, an aluminum nitride (AlN) -based sintered body, It is made of a silicon (SiC) -based sintered body, a silicon nitride (Si 3 N 4 ) -based sintered body, a glass ceramic sintered body, or the like.
[0024]
The wiring conductor 9b and the ground conductor layer 9c are formed by a thin film forming method such as an evaporation method, a sputtering method, a CVD method, and a plating method, and are processed into a predetermined pattern by a photolithography method, an etching method, a lift-off method, or the like.
[0025]
Like the end 9e of the ground conductor layer 9c, the wiring conductor 9b is formed of a three-layer conductor layer in which an adhesion metal layer, a diffusion prevention layer, and a main conductor layer are sequentially laminated. The adhesion metal layer is preferably made of at least one of Ti, Cr, Ta, Nb, Ni—Cr alloy, Ta 2 N, and the like, in terms of adhesion with the insulating substrate 9a made of ceramics or the like. The thickness of the adhesion metal layer is preferably about 0.01 to 0.2 μm. If it is less than 0.01 μm, it will be difficult to firmly adhere, and if it exceeds 0.2 μm, peeling will easily occur due to internal stress during film formation.
[0026]
The diffusion prevention layer is preferably made of at least one of Pt, Pd, Rh, Ni, a Ni—Cr alloy, a Ti—W alloy, and the like, for preventing mutual diffusion between the adhesion metal layer and the main conductor layer. The thickness of the diffusion prevention layer is preferably about 0.05 to 1 μm. If the thickness is less than 0.05 μm, defects such as pinholes are generated and the function as the diffusion prevention layer is hardly achieved. If it exceeds 1 μm, peeling is likely to occur due to internal stress during film formation. When a Ni—Cr alloy is used for the diffusion prevention layer, the adhesion can be ensured, so that the adhesion metal layer can be omitted.
[0027]
Further, the main conductor layer is preferably made of Au, Cu, Ni, Ag or the like having a small electric resistance, and its thickness is preferably about 0.1 to 5 μm. If it is less than 0.1 μm, the electrical resistance tends to increase, and if it exceeds 5 μm, peeling tends to occur due to internal stress during film formation. Further, since Au is a noble metal and expensive, it is preferable to form it as thin as possible from the viewpoint of cost reduction. Since Cu is easily oxidized, it is preferable to cover it with a protective layer composed of a Ni layer and an Au layer.
[0028]
Further, the wiring conductor 9b and the end portion 9e may be formed with the same film configuration, or may be formed with different film configurations.
[0029]
The electrical connection between the wiring conductor 9b and the optical semiconductor element 4 can be made via a bonding wire or a wiring pattern formed on the surface of the mounting substrate 3. The ground conductor layer 9c is grounded by being electrically connected to a metal container 1 or a ground conductor formed on the inner and outer surfaces of the container 1.
[0030]
The present invention is not limited to the above-described embodiment, and various changes may be made without departing from the spirit of the present invention.
[0031]
【The invention's effect】
The optical semiconductor device of the present invention has an optical semiconductor element mounted on the bottom surface of the container via the electronic cooling element, and one end mounted on a support member disposed on a part of or the inner surface of the container. And a wiring board on which the other end is mounted near the optical semiconductor element on the upper surface of the electronic cooling element and on which a wiring conductor for transmitting a drive signal input to the optical semiconductor element is provided. A wiring conductor is formed on the upper surface of the insulating substrate, and a ground conductor layer formed of a base conductor layer formed on substantially the entire lower surface and a main conductor layer formed at one end and the other end of the base conductor layer is formed. By doing so, the wiring conductor can have a microstrip line structure, so that when the wiring conductor transmits a high-frequency signal as a drive signal, the high-frequency signal can be transmitted well. In addition, since the main conductor layer made of gold or the like that easily conducts heat is not formed at the center of the ground conductor layer, the heat transfer path is cut off at the center of the ground conductor layer to increase the thermal resistance of the wiring board. Can be. As a result, the amount of heat transmitted from the container to the electronic cooling element via the wiring board can significantly reduce the component passing through the ground conductor layer. Therefore, the temperature control of the optical semiconductor element can be stably performed, the wavelength of the optical signal emitted from the optical semiconductor element is kept constant, and optical communication with high accuracy is possible.
[Brief description of the drawings]
FIG. 1 shows an example of an embodiment of a wiring board in an optical semiconductor device of the present invention, wherein (a) is a top view of the wiring board and (b) is a bottom view of the wiring board.
2A and 2B show an example of an embodiment of the optical semiconductor device of the present invention, wherein FIG. 2A is a side sectional view of the optical semiconductor device, and FIG. 2B is a front sectional view of the optical semiconductor device.
3A and 3B show an example of a wiring board in a conventional optical semiconductor device, wherein FIG. 3A is a top view of the wiring board, and FIG. 3B is a bottom view of the wiring board.
[Explanation of symbols]
1: container 2: electronic cooling element 4: optical semiconductor element 9: wiring substrate 9a: insulating substrate 9b: wiring conductor 9c: ground conductor layer 9d: central portion 9e of ground conductor layer: end portion of ground conductor layer

Claims (1)

容器内の底面に電子冷却素子を介して載置された光半導体素子と、前記容器の内面の一部もしくは前記内面に配置された支持部材に一端部が載置されるとともに前記電子冷却素子の上面の前記光半導体素子の近傍に他端部が載置され、前記光半導体素子に入力される駆動信号を伝送する配線導体が形成された配線基板とを具備した光半導体装置において、前記配線基板は、絶縁基板の上面に前記配線導体が形成され、下面の略全面に形成された下地導体層と該下地導体層の前記一端部および前記他端部の部位に形成された主導体層とから成る接地導体層が形成されていることを特徴とする光半導体装置。An optical semiconductor element mounted on the bottom surface of the container via an electronic cooling element, and one end of the optical semiconductor element is mounted on a part of the inner surface of the container or a support member disposed on the inner surface, and A wiring board, the other end of which is placed near the optical semiconductor element on the upper surface, and a wiring conductor for transmitting a drive signal input to the optical semiconductor element. The wiring conductor is formed on the upper surface of the insulating substrate, the base conductor layer formed on substantially the entire lower surface, and the main conductor layer formed at the one end and the other end of the base conductor layer An optical semiconductor device, comprising: a ground conductor layer comprising:
JP2002180708A 2002-06-21 2002-06-21 Optical semiconductor device Pending JP2004031377A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002180708A JP2004031377A (en) 2002-06-21 2002-06-21 Optical semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002180708A JP2004031377A (en) 2002-06-21 2002-06-21 Optical semiconductor device

Publications (1)

Publication Number Publication Date
JP2004031377A true JP2004031377A (en) 2004-01-29

Family

ID=31177740

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002180708A Pending JP2004031377A (en) 2002-06-21 2002-06-21 Optical semiconductor device

Country Status (1)

Country Link
JP (1) JP2004031377A (en)

Similar Documents

Publication Publication Date Title
JP5473583B2 (en) Electronic component mounting package and electronic device using the same
JP2016189431A (en) Electronic component mounting package and electronic device using the same
JP4605883B2 (en) Wiring board
JP2002374028A (en) Wiring board
JP5404484B2 (en) Electronic component mounting package and electronic device using the same
JP2004031377A (en) Optical semiconductor device
JP3958038B2 (en) Optical semiconductor device
JP3987765B2 (en) Subcarrier of optical semiconductor element and optical semiconductor device
JP2001102674A (en) Substrate for mounting semiconductor laser element and semiconductor laser module
JP4363761B2 (en) Wiring board
JP3978040B2 (en) Optical semiconductor device
JP4035028B2 (en) Subcarrier of optical semiconductor element and optical semiconductor device
JP4404649B2 (en) Subcarrier of optical semiconductor element and optical semiconductor device
JP2004282027A (en) Submount
JP2004296948A (en) Subcarrier for optical semiconductor element and optical semiconductor device
JP2001102671A (en) Substrate for mounting semiconductor laser element and semiconductor laser module
JP2003046179A (en) Wiring board
JP2006156585A (en) Submount and electronic device using the same
JP2012124373A (en) Sub mount substrate, optical semiconductor element storing package, and optical semiconductor device
JP3914754B2 (en) Submount and optical semiconductor device using the same
JP2011114104A (en) Sub-mount and electronic device using the same
JP2003043312A (en) Submount, optical semiconductor device using the same, and method of manufacturing submount
JP2003068929A (en) Semiconductor element mounting substrate and semiconductor device
JP2001102670A (en) Substrate for mounting semiconductor laser element and semiconductor laser module
JP4467320B2 (en) Subcarrier of optical semiconductor element and optical semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041115

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070703

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070903

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090227

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090630