JP2002124774A - Multilayer printed wiring board and method of manufacturing the same - Google Patents
Multilayer printed wiring board and method of manufacturing the sameInfo
- Publication number
- JP2002124774A JP2002124774A JP2000314874A JP2000314874A JP2002124774A JP 2002124774 A JP2002124774 A JP 2002124774A JP 2000314874 A JP2000314874 A JP 2000314874A JP 2000314874 A JP2000314874 A JP 2000314874A JP 2002124774 A JP2002124774 A JP 2002124774A
- Authority
- JP
- Japan
- Prior art keywords
- printed wiring
- wiring board
- multilayer printed
- inner layer
- layer pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
(57)【要約】
【課題】 本発明は、多層プリント配線板の外形加工後
において、外形加工切断線上とその近傍のソルダレジス
トのはがれやその近傍の絶縁基材のクラックを解消する
ことを目的とするものである。
【解決手段】 多層プリント配線板の内層用導体パター
ン12a,12cの形成端を、外層用導体パターン13
a,13cの形成端と外形加工線22の間に位置するよ
うに形成した多層プリント配線板およびその製造方法を
提供する。
(57) [Problem] To solve the problem of the present invention, after the outer shape processing of a multilayer printed wiring board, the solder resist peeling on the outer shape processing cutting line and the vicinity thereof and cracks of the insulating base material in the vicinity thereof are eliminated. It is assumed that. SOLUTION: An end of forming an inner layer conductor pattern (12a, 12c) of a multilayer printed wiring board is connected to an outer layer conductor pattern (13).
Provided are a multilayer printed wiring board formed so as to be located between the forming end of a, 13c and the contour processing line 22, and a method of manufacturing the same.
Description
【0001】[0001]
【発明の属する技術分野】本発明は、電子機器等に使用
される多層プリント配線板に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board used for electronic equipment and the like.
【0002】[0002]
【従来の技術】近年、電子機器等に使用される多層プリ
ント配線板は高密度化とともに、高い信頼性が要求され
ている。2. Description of the Related Art In recent years, multilayer printed wiring boards used in electronic equipment and the like have been required to have high density and high reliability.
【0003】以下に、従来の多層プリント配線板につい
て説明する。[0003] A conventional multilayer printed wiring board will be described below.
【0004】図5は、従来の多層プリント配線板の構成
を示す断面図である。FIG. 5 is a sectional view showing the structure of a conventional multilayer printed wiring board.
【0005】図5において、1は内層基材、2a,2c
は内層回路パターン、3は外層基材、4a,4cは外層
回路パターン、5はソルダレジスト、6は後工程で所望
する外形形状にするための外形加工切断予定の境界線、
則ち外形加工の形成端であり、外層回路パターン4a,
4cの形成端4b,4dより内側下方に内層回路パター
ン2a,2cの形成端2b,2dが形成されている。In FIG. 5, 1 is an inner layer base material, 2a, 2c
Is an inner layer circuit pattern, 3 is an outer layer base material, 4a and 4c are outer layer circuit patterns, 5 is a solder resist, 6 is a boundary line to be cut and processed to form a desired outer shape in a later step,
That is, it is a forming end of the outer shape processing, and the outer layer circuit pattern 4a,
Formed ends 2b, 2d of the inner layer circuit patterns 2a, 2c are formed below the formed ends 4b, 4d of the 4c.
【0006】従来は、外形加工形成端付近に回路幅が広
いアースパターンを形成する場合、なるべく回路を広く
設計するため、あるいは内層の積層時の位置ズレによっ
て外形加工形成壁面から内層回路パターンが露出する可
能性を低くするために、上記の位置関係になることが多
かった。Conventionally, when forming an earth pattern having a large circuit width in the vicinity of the outer shape forming end, the inner layer circuit pattern is exposed from the outer shape forming wall surface in order to design the circuit as wide as possible or due to a positional shift at the time of laminating the inner layer. In order to reduce the possibility of doing this, the above-mentioned positional relationship is often used.
【0007】さらに上記の位置関係と外形加工との関係
や課題も把握できていないため、外形加工の形成端と、
内層および外層の回路パターンの形成端の位置関係に言
及することもなく、回路設計の技術者の裁量に委ねると
いうのが現状であった。[0007] Further, since the relationship between the above-mentioned positional relationship and the outer shape processing and the problem have not been grasped, the forming end of the outer shape processing and
At present, it is left to the discretion of a circuit design engineer without mentioning the positional relationship between the formation ends of the inner and outer circuit patterns.
【0008】以下本発明の発明者が、上記従来の多層プ
リント配線板の外形加工における課題を把握した背景を
以下に説明する。The background on which the inventor of the present invention has grasped the problems in the outer shape processing of the conventional multilayer printed wiring board will be described below.
【0009】まず図6(a)は外形加工時の構成を示し
たもので、7は上金型の外形ダイ、8は上金型のストリ
ッパプレート、9は下金型のダイ、10は下金型の外形
ストリッパプレートである。First, FIG. 6A shows a configuration at the time of outer shape processing, wherein 7 is an outer die of an upper die, 8 is a stripper plate of an upper die, 9 is a die of a lower die, and 10 is a lower die. It is an external shape stripper plate of a mold.
【0010】次に多層プリント配線板の外形加工につい
て説明する。Next, the outer shape processing of the multilayer printed wiring board will be described.
【0011】図6(b)は下金型上に設置した多層プリ
ント配線板0に上金型が降下し、外形加工を行う瞬間を
示したものである。FIG. 6 (b) shows the moment when the upper mold descends to the multilayer printed wiring board 0 installed on the lower mold to perform the outer shape processing.
【0012】多層プリント配線板0を外形加工切断線6
上で切断する際、上金型のストリッパプレート8が多層
プリント配線板0に接触し停止する。The multi-layer printed wiring board 0 is cut into the outer shape processing cutting line 6.
When cutting on the upper side, the stripper plate 8 of the upper mold contacts the multilayer printed wiring board 0 and stops.
【0013】次に、上金型の外形ダイ7が降下する。Next, the outer die 7 of the upper mold descends.
【0014】このとき、下金型のダイ9と上金型の外形
ダイ7によって多層プリント配線板0の外形加工切断線
6上に剪断力と曲げモーメントを生じる。At this time, a shearing force and a bending moment are generated on the outer shape processing cutting line 6 of the multilayer printed wiring board 0 by the lower die 9 and the outer die 7 of the upper die.
【0015】曲げモーメントは上金型のストリッパプレ
ート8と下金型のダイ9および、上金型の外形ダイ7と
下金型の外形ストリッパプレート10により固定される
ことから剪断力で所望する形状に外形加工を行う。The bending moment is fixed by the upper mold stripper plate 8 and the lower mold die 9 and the outer mold die 7 of the upper mold and the outer stripper plate 10 of the lower mold. The outer shape is processed.
【0016】このとき曲げモーメントも外形加工切断線
6の近傍に発生し、外形加工切断線6から多層プリント
配線板0の内側近傍におよんでいく。At this time, a bending moment is also generated in the vicinity of the contour cutting line 6 and extends from the contour cutting line 6 to the vicinity of the inside of the multilayer printed wiring board 0.
【0017】[0017]
【発明が解決しようとする課題】しかしながら上記の従
来の多層プリント配線板0の外形加工では、上金型が外
形加工切断線6上に降下したのち、下金型との剪断力に
よって所望する外形に切断するわけであるが、この際同
時に発生した曲げモーメントは多層プリント配線板0の
内側におよんでいき、外層回路パターン4aの内側下方
に形成されている内層回路パターン2a,2cの端部2
b,2dの接線上で最大の曲げが発生し、外層回路パタ
ーン4a上のソルダレジスト5のはがれが発生し、工程
歩留まりを悪化させるという問題点を有していた。However, in the external processing of the conventional multilayer printed wiring board 0 described above, after the upper die has descended onto the external processing cutting line 6, the desired external shape is produced by the shearing force with the lower die. The bending moment generated at this time reaches the inside of the multilayer printed wiring board 0, and the end portions 2 of the inner layer circuit patterns 2a and 2c formed below the inner layer circuit pattern 4a.
There is a problem that the maximum bending occurs on the tangents of b and 2d, the solder resist 5 on the outer circuit pattern 4a comes off, and the process yield deteriorates.
【0018】さらに100μmの小径導通孔を有する近
年のビルドアップ型の高密度の多層プリント配線板にお
いては、外形加工時の剪断力の衝撃や曲げモーメントの
影響で、外形加工形成端近傍の導通孔や最外層の絶縁樹
脂層にクラックを生じる可能性を秘めており、多層プリ
ント配線板の信頼性を損なう可能性を有していた。Furthermore, in recent build-up type high-density multilayer printed wiring boards having a small diameter conduction hole of 100 μm, the conduction hole near the end where the contour processing is formed due to the impact of the shearing force and the bending moment during the contour processing. And the possibility that cracks occur in the outermost insulating resin layer, which may impair the reliability of the multilayer printed wiring board.
【0019】本発明は上記従来の問題点を解決するもの
で、プリント配線板の外形加工後において、外形加工切
断線上とその近傍のソルダレジストのはがれまたは外形
加工形成端近傍の導通孔や最外層の絶縁樹脂層にクラッ
クを生じる可能性を低減し、工程歩留まりの向上と品質
の安定を実現させることを目的としたものである。The present invention solves the above-mentioned conventional problems. After the outer shape processing of the printed wiring board, the solder hole is peeled off on the outer shape processing cutting line and the vicinity thereof, or the conductive hole or the outermost layer near the outer shape forming end. It is an object of the present invention to reduce the possibility of cracks occurring in the insulating resin layer, and to improve the process yield and achieve stable quality.
【0020】[0020]
【課題を解決するための手段】上記目的を達成するため
に本発明は、多層プリント配線板の内層パターンの形成
端を、外層パターンの形成端と外形加工の形成端との間
に位置するように形成した多層プリント配線板を製造
し、外形加工を行うことである。In order to achieve the above object, the present invention provides a multi-layer printed wiring board in which an inner layer pattern forming end is located between an outer layer pattern forming end and an outer shape forming end. Is to manufacture the multilayer printed wiring board formed in the above and perform the outer shape processing.
【0021】[0021]
【発明の実施の形態】本発明の請求項1、請求項3、請
求項7、請求項14乃至請求項17、および請求項2
0、請求項21に記載の発明は、多層プリント配線板の
外形加工が金型を用いたプレス打ち抜き加工のときにお
ける従来の課題を解決するものであり、そのプリント構
成は、内層パターンの形成端を、外層パターンの形成端
と外形加工の形成端との間に位置するように形成した多
層プリント配線板というものである。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a block diagram showing the configuration of a first embodiment of the present invention;
The invention according to claim 21 is to solve the conventional problem when the outer shape processing of the multilayer printed wiring board is press punching using a die, and the printed configuration is formed by forming the inner layer pattern. Is a multilayer printed wiring board formed so as to be located between the formation end of the outer layer pattern and the formation end of the outer shape processing.
【0022】これにより、下金型上に設置した多層プリ
ント配線板を上金型の降下により、外形加工線上で切断
する際、上金型の外形ダイと下金型のダイによって生じ
る剪断時の衝撃および曲げモーメントを内層パターンの
形成端で吸収・緩和することができる。Thus, when the multilayer printed wiring board set on the lower mold is cut on the contour processing line by lowering the upper mold, the shear force generated by the outer die of the upper mold and the die of the lower mold is reduced. The impact and bending moment can be absorbed and moderated at the formation end of the inner layer pattern.
【0023】この作用によって外層パターンおよび絶縁
基材の曲げを減少させることができるため、外層パター
ン上のソルダレジストのはがれを解消することができる
とともに、外形加工形成端近傍の絶縁基材の衝撃による
破壊を最小限に抑えることができる。Since the bending of the outer layer pattern and the insulating base material can be reduced by this action, the peeling of the solder resist on the outer layer pattern can be eliminated, and the impact of the insulating base material near the edge for forming the outer shape can be eliminated. Destruction can be minimized.
【0024】特に、内層パターンの形成端を、外層パタ
ーンの形成端と外形加工の形成端との中点に位置するよ
うに形成することによって、多層プリント配線板の製造
工程における内層基板の積層・位置合わせの際に、外形
加工形成端方向へ位置ズレが生じても、内層パターン形
成端が外形加工形成壁面から露出することもなく、さら
に逆方向へズレた場合においても、外形加工時の衝撃お
よび曲げを充分に吸収・緩和することができる。In particular, by forming the formation end of the inner layer pattern so as to be located at the midpoint between the formation end of the outer layer pattern and the formation end of the outer shape processing, the lamination of the inner layer substrate in the manufacturing process of the multilayer printed wiring board is performed. Even if the misalignment occurs in the direction of the outer shape forming end during alignment, the inner layer pattern forming end is not exposed from the outer shape forming wall surface, and even if the misalignment occurs in the opposite direction, the impact during outer shape processing And bending can be sufficiently absorbed and moderated.
【0025】また、絶縁基材が可撓性を有し、剪断時の
曲げモーメントも影響を受けやすいプリント配線板や、
不織布基材樹脂積層板を絶縁基板として使用したプリン
ト配線板においては、加工壁面の毛羽状の繊維バリの発
生を低下させることにおいて有効である。[0025] Further, the printed wiring board, in which the insulating base material has flexibility and the bending moment during shearing is easily affected,
In a printed wiring board using a nonwoven fabric substrate resin laminate as an insulating substrate, it is effective in reducing the generation of fluffy fiber burrs on the processed wall surface.
【0026】さらに近年、アラミド不織布樹脂含浸基材
にレーザーにて貫通小径孔を形成し、前記貫通孔に導電
物を充填して両面の内層パターンの導通を施した内層用
基板と、レーザーにて小径孔貫通孔を設け、導電物を充
填した半硬化状態の絶縁板としてのアラミド不織布樹脂
含浸基材を、交互にかつ銅はくを最外層に積層・圧着し
た後、外層パターンおよびソルダレジストを形成した高
密度かつ配線収容性の高い多層プリント配線板が注目を
集めている。Further, in recent years, a small-diameter hole is formed in a base material impregnated with an aramid nonwoven resin by using a laser, and a conductive material is filled in the through-hole to provide conduction of an inner layer pattern on both surfaces. After providing a small-diameter through-hole and alternately laminating and pressing copper foil on the outermost layer of an aramid nonwoven resin impregnated base material as a semi-cured insulating plate filled with conductive material, the outer layer pattern and solder resist The formed high-density and high-wiring-capacity multilayer printed wiring boards have attracted attention.
【0027】このような外層および内層の小径導通孔の
電気的接続を導電物の充填硬化により行っている多層プ
リント配線板においては、外形加工時の衝撃および曲げ
モーメントの絶縁基板への影響を最小限に抑える必要が
あり、本願発明の上記構成は、導通孔の接続信頼性を確
保する上で特に有効に作用する。In a multilayer printed wiring board in which the small-diameter conductive holes of the outer layer and the inner layer are electrically connected by filling and hardening with a conductive material, the influence of the impact and bending moment upon the outer shape processing on the insulating substrate is minimized. The above configuration of the present invention works particularly effectively in ensuring the connection reliability of the conduction hole.
【0028】本発明の請求項2に記載の発明は、内層パ
ターンの形成端の形状を外形加工の形成端と相似形状と
することで、外形加工端全域または部分的に広い範囲で
外形加工時の衝撃および曲げを吸収・緩和することがで
き、さらに外形加工形状による衝撃力や応力の集中を防
ぐことができる。According to a second aspect of the present invention, the shape of the inner layer pattern forming end is made similar to the shape forming end of the outer shape processing, so that the outer shape processing end can be formed over a whole area or a partially wide area. Impact and bending can be absorbed and mitigated, and the concentration of impact force and stress due to the external processing shape can be prevented.
【0029】本発明の請求項4乃至請求項6、および請
求項8、請求項9、請求項18、請求項19に記載の発
明は、複数の内層パターンの存在によって、外形加工時
の衝撃および曲げをより吸収・緩和することができ、さ
らに複数層にて形成された各内層パターンの形成端を異
なる位置に形成することで、外形加工時の衝撃および曲
げを段階的に効率よく吸収・緩和することができる。The invention according to claim 4 to claim 6, claim 8, claim 9, claim 18, and claim 19 of the present invention is characterized in that the presence of a plurality of inner-layer patterns reduces the impact and Bends can be absorbed and moderated, and the end of each inner layer pattern formed of multiple layers is formed at different positions, so that impact and bending during external processing can be efficiently absorbed and moderated stepwise. can do.
【0030】特に、打ち抜き加工を行う面側の直下のグ
ランド層の内層パターンの形成端が、電源層の内層パタ
ーンの形成端より外形加工の形成端側に近い位置に形成
することで、さらに効率的に外形加工時の衝撃および曲
げを段階的に効率よく吸収・緩和することができるとと
もに、電源層の内層パターン形成端が、グランド層の内
層パターンの形成端よりも外形加工端から離れた位置と
することで、電気的安全性を確保することができる。In particular, by forming the inner layer pattern forming end of the ground layer immediately below the surface on which the punching process is performed closer to the outer shape forming end side than the forming end of the power supply layer inner layer pattern, the efficiency is further improved. In addition to being able to efficiently absorb and mitigate the impact and bending during external processing in a stepwise manner, the position where the inner layer pattern forming end of the power supply layer is farther from the external processing end than the forming end of the ground layer inner layer pattern By doing so, electrical safety can be ensured.
【0031】なお、本願発明の構成は、内層パターンの
形成端の位置を設計的手段を用いて形成しているが、そ
の他に積層時の合わせ精度を比較的要求されないマスラ
ミネーション法等の積層方法においては、積層の位置合
わせの際に調整することも可能である。In the structure of the present invention, the position of the formation end of the inner layer pattern is formed by using a design means, but in addition, a lamination method such as a mass lamination method which does not require relatively high alignment accuracy during lamination. In the above, it is also possible to adjust at the time of alignment of the lamination.
【0032】本発明の請求項10に記載の発明は、プレ
ス打ち抜き加工面側の外層パターン形成端より、前記プ
レス打ち抜き加工面の反対側の外層パターン形成端が、
外形加工の形成端に近い位置に形成することにより、外
形加工の剪断時の衝撃および曲げモーメントを外層パタ
ーンの形成端でも吸収・緩和することができ、さらに上
記の内層パターンの構成と組み合わせることにより、効
果を一層向上させることも可能となる。According to a tenth aspect of the present invention, the outer layer pattern forming end on the side opposite to the press punching surface is more than the outer layer pattern forming end on the press punching surface side.
By forming at a position close to the forming end of the outer shape processing, the impact and bending moment at the time of shearing of the outer shape processing can be absorbed and moderated even at the forming end of the outer layer pattern, and further by combining with the above-described configuration of the inner layer pattern. The effect can be further improved.
【0033】本発明の請求項11乃至請求項13に記載
の発明は、内層パターンは複数の独立回路を有し、その
うちの少なくとも一つの独立回路は、外形加工形成端側
に形成することによって、電源層、グランド層の配置お
よび配線パターン等の設計上の制約にも対応することが
可能であり、また他の独立回路と電気的に接続しない構
成を採用することにより、外形加工の剪断時の衝撃およ
び曲げモーメントの吸収・緩和を、部分的、局所的に強
化することも可能となる。According to the present invention, the inner layer pattern has a plurality of independent circuits, and at least one of the independent circuits is formed on the outer shape forming end side. It is possible to cope with design constraints such as the layout of power supply layers and ground layers and wiring patterns, and adopts a configuration that is not electrically connected to other independent circuits. It is also possible to partially and locally enhance the absorption and relaxation of impacts and bending moments.
【0034】(実施の形態1)以下、本発明の一実施の
形態について、図面を参照しながら説明する。(Embodiment 1) An embodiment of the present invention will be described below with reference to the drawings.
【0035】図1は本発明の実施の形態における多層プ
リント配線板、図2は本発明の実施の形態における多層
プリント配線板の製造方法を示すものである。図1およ
び図2において、11は多層プリント配線板、12a,
12cは内層パターン、12b,12dは内層パターン
の形成端、13a,13cは外層パターン、13b,1
3dは外層パターンの形成端、14はソルダレジスト、
15a〜15dは貫通孔、16は導電物、17は外形加
工の形成端、18a〜18cは絶縁基材、19は銅は
く、20は内層用プリント配線板、21はフィルム、2
2は外形加工線である。FIG. 1 shows a multilayer printed wiring board according to an embodiment of the present invention, and FIG. 2 shows a method of manufacturing a multilayer printed wiring board according to an embodiment of the present invention. 1 and 2, reference numeral 11 denotes a multilayer printed wiring board, 12a,
12c is the inner layer pattern, 12b and 12d are the formation ends of the inner layer pattern, 13a and 13c are the outer layer patterns, 13b and 1
3d is a forming end of the outer layer pattern, 14 is a solder resist,
15a to 15d are through holes, 16 is a conductive material, 17 is a formed end of external processing, 18a to 18c are insulating base materials, 19 is copper foil, 20 is a printed wiring board for an inner layer, 21 is a film, 2
Reference numeral 2 denotes an outline processing line.
【0036】以上のように構成された多層プリント配線
板の製造方法について、図1および図2を用いてその工
程と構成を説明する。The steps and configuration of the method for manufacturing the multilayer printed wiring board configured as described above will be described with reference to FIGS.
【0037】まず、可塑性を有するアラミド不織布含浸
の半硬化状態の絶縁基材18aを構成するプリプレグの
両面に図2(a)に示すように、ポリエステル系樹脂か
ら構成されるフィルム21を真空ラミネートした後、炭
酸ガスやエキシマなどのレーザー光線などの手段により
所定径の貫通孔15aを形成する。First, as shown in FIG. 2A, a film 21 made of a polyester-based resin was vacuum-laminated on both surfaces of a prepreg constituting a semi-cured insulating base material 18a impregnated with an aramid nonwoven fabric having plasticity. Thereafter, a through hole 15a having a predetermined diameter is formed by a means such as a laser beam such as carbon dioxide gas or excimer.
【0038】次に、スクリーン印刷法などの手段を用い
て絶縁基材18aおよびフィルム21に形成された貫通
孔15aに、導電物16を充填あるいは塗布した後、図
2(b)に示すようにフィルム21を剥離・除去し、絶
縁基材18aを複数枚準備する。Next, the conductive material 16 is filled or applied to the through holes 15a formed in the insulating base material 18a and the film 21 by means such as a screen printing method, and then, as shown in FIG. The film 21 is peeled and removed, and a plurality of insulating base materials 18a are prepared.
【0039】さらに、絶縁基材18bを構成するプリプ
レグの両面にフィルムを真空ラミネートした後、所定径
の貫通孔15b,15cを形成し、この貫通孔15b,
15cに導電物16を充填あるいは塗布した後、フィル
ムを剥離・除去し、内層用の絶縁基材18bを形成す
る。Further, after vacuum laminating a film on both sides of the prepreg constituting the insulating base material 18b, through holes 15b and 15c having a predetermined diameter are formed, and the through holes 15b and 15c are formed.
After filling or applying the conductive material 16 to 15c, the film is peeled and removed to form an insulating base material 18b for the inner layer.
【0040】ついで、この内層用の絶縁基材18bの両
面に銅はく19を熱プレスなどの手段により図2(c)
に示すように積層する。Next, copper foil 19 is applied to both sides of the insulating base material 18b for the inner layer by means such as hot pressing as shown in FIG.
Are laminated as shown in FIG.
【0041】次に、積層された銅はく19の表面に写真
現像法などを用いてエッチングレジストを形成する。Next, an etching resist is formed on the surface of the laminated copper foil 19 by using a photographic developing method or the like.
【0042】さらに、塩化第2銅などの溶液によりエッ
チングレジストを形成していない面の露出した銅はくを
エッチング除去し、エッチングレジストを剥離して、図
2(d)に示すように内層用の絶縁基材18bに、内層
パターン12aおよび12cを形成する。Further, the exposed copper foil on the surface on which the etching resist was not formed was removed by etching with a solution of cupric chloride or the like, and the etching resist was peeled off, as shown in FIG. The inner layer patterns 12a and 12c are formed on the insulating base material 18b.
【0043】なお、前記内層パターンの形成端12bお
よび12dが、外層パターンの形成端13bおよび13
dと外形加工線22の間に位置するように予め回路を設
計しておき、それらを積層形成する。The formation ends 12b and 12d of the inner layer pattern are connected to the formation ends 13b and 13d of the outer layer pattern.
A circuit is designed in advance so as to be located between d and the outline processing line 22, and they are formed by lamination.
【0044】さらに多層の層構成においては、外形加工
において直下の内層パターン12aをグランド層とし、
他方の内層パターン12cを電源層として予め回路設計
して形成し、内層パターン12aの形成端12bは、内
層パターン12cの形成端12dよりも外形加工線22
に近い位置になるように形成された内層用プリント配線
板20を得る。In a multi-layer structure, the inner layer pattern 12a immediately below is used as a ground layer in the outer shape processing.
The other inner layer pattern 12c is formed as a power supply layer by circuit design in advance, and the formed end 12b of the inner layer pattern 12a is formed with the outer shape processing line 22d more than the formed end 12d of the inner layer pattern 12c.
Is obtained so that the printed wiring board 20 for the inner layer is formed so as to be close to the position.
【0045】次に、銅はく19と導電物16が貫通孔1
5aに充填あるいは塗布された外層用の絶縁基材18a
と内層用プリント配線板20と外層用の絶縁基材18c
と銅はく19を組み合わせた後、真空熱プレス機により
加熱加圧しながら積層し、図2(e)に示すように銅張
多層絶縁基板を形成する。Next, the copper foil 19 and the conductor 16 are connected to the through hole 1.
Insulating base material 18a for outer layer filled or applied to 5a
And printed wiring board 20 for inner layer and insulating base material 18c for outer layer
After combining with the copper foil 19, the layers are laminated while heating and pressurizing with a vacuum hot press machine to form a copper-clad multilayer insulating substrate as shown in FIG. 2 (e).
【0046】さらに、銅張多層絶縁基板の銅はく19に
写真現像法などを用いて外層用のエッチングレジストを
形成した後、塩化第2銅などの溶液によりエッチングレ
ジストを形成していない面の露出した銅はく19をエッ
チング除去し、エッチングレジストを剥離して、外層パ
ターン13aおよび13cを形成する。Further, after an etching resist for an outer layer is formed on the copper foil 19 of the copper-clad multilayer insulating substrate by using a photo-developing method or the like, the surface of the copper-clad multilayer insulating substrate on which the etching resist is not formed is dissolved by a solution such as cupric chloride. The exposed copper foil 19 is removed by etching, and the etching resist is stripped to form outer layer patterns 13a and 13c.
【0047】次にスクリーン印刷法または写真現像法な
どの手段を用いて、ソルダレジスト14を形成し、図2
(f)に示すように、外層パターンの形成端13bおよ
び13dと外形加工線22の間に位置された内層パター
ン形成端12bおよび12d、導電物16が充填あるい
は塗布された貫通孔15a,15b,15cおよび15
dにより形成された多層プリント配線板11を得る。Next, a solder resist 14 is formed by using a method such as a screen printing method or a photographic developing method.
As shown in (f), the inner layer pattern forming ends 12b and 12d located between the outer layer pattern forming ends 13b and 13d and the outer shape processing line 22, the through holes 15a, 15b filled with or coated with the conductor 16 are formed. 15c and 15
The multilayer printed wiring board 11 formed by d is obtained.
【0048】なお上記の貫通孔15a,15b,15c
および15dは、導電物を充填し導通孔を形成したが、
電気めっきにより形成してもよい。The above-mentioned through holes 15a, 15b, 15c
And 15d filled the conductive material to form a conduction hole,
It may be formed by electroplating.
【0049】以上の多層プリント配線板における外形加
工の工程を図3(a)および図3(b)を用いて説明す
る。The above-described outer shape processing steps in the multilayer printed wiring board will be described with reference to FIGS. 3 (a) and 3 (b).
【0050】図3(a)は、外形加工時の構成を示した
もので、51は上金型の外形ダイ、52は上金型のスト
リッパプレート、53は下金型の外形ダイ、54は下金
型の外形ストリッパプレート、22は外形加工線、56
は剪断力、57は曲げモーメント、11は多層プリント
配線板である。FIG. 3 (a) shows a configuration at the time of outer shape processing, where 51 is an outer die of an upper die, 52 is a stripper plate of an upper die, 53 is an outer die of a lower die, and 54 is an outer die of a lower die. The outer stripper plate of the lower die, 22 is the outer processing line, 56
Is a shearing force, 57 is a bending moment, and 11 is a multilayer printed wiring board.
【0051】次に以上の多層プリント配線板の外形加工
について、以下に説明する。Next, the outer shape processing of the multilayer printed wiring board will be described below.
【0052】図3(b)は下金型上に設置した多層プリ
ント配線板に上金型が降下し、外形加工を行う瞬間を示
したものである。FIG. 3 (b) shows the moment when the upper mold is lowered onto the multilayer printed wiring board set on the lower mold to perform the outer shape processing.
【0053】多層プリント配線板11を外形加工線22
上で切断する際、上金型のストリッパプレート52が多
層プリント配線板に接触し停止する。The multi-layer printed wiring board 11 is connected to the outer shape processing line 22.
When cutting above, the stripper plate 52 of the upper mold contacts the multilayer printed wiring board and stops.
【0054】次に、上金型の外形ダイ51が降下する。
このとき、下金型のダイ53と上金型の外形ダイ51に
よってプリント配線板の外形加工線22上とその近傍に
生ずる剪断力56および曲げモーメント57は、内層用
導体パターン12aおよび12cの形成端12bおよび
12dの存在によって外形加工時の衝撃および曲げモー
メントを吸収・緩和することができる。Next, the outer die 51 of the upper mold descends.
At this time, the shearing force 56 and the bending moment 57 generated on and near the contour processing line 22 of the printed wiring board by the lower mold die 53 and the upper mold outer die 51 form the inner layer conductive patterns 12a and 12c. The presence of the ends 12b and 12d makes it possible to absorb and alleviate the impact and bending moment during the outer shape processing.
【0055】また、内層用導体パターン12a,12c
の形成端12b,12dと外層用導体パターン13aお
よび13cの形成端13b,13dを相似形状とするこ
とで、外形加工形状による衝撃力の応力の集中を防ぐこ
とができる。The inner layer conductor patterns 12a and 12c
By forming the formed ends 12b and 12d and the formed ends 13b and 13d of the outer layer conductor patterns 13a and 13c in a similar shape, it is possible to prevent the concentration of the impact force due to the outer shape.
【0056】さらに、内層用導体パターン12a,12
cの形成端12b,12dのどちらか一方を外層用導体
パターン13a,13cの形成端13b,13dと外形
加工線22との中点に位置するように形成することによ
り、多層プリント配線板の製造工程における、内層基板
の積層・位置合わせの際に、位置ズレが生じたとして
も、外形加工時の衝撃および曲げを充分に吸収・緩和す
ることができる。Further, the inner layer conductor patterns 12a, 12
By forming one of the forming ends 12b and 12d of c so as to be located at the midpoint between the forming ends 13b and 13d of the conductor patterns 13a and 13c for outer layers and the outline processing line 22, a multilayer printed wiring board is manufactured. Even in the process of laminating / aligning the inner layer substrates, even if a misalignment occurs, it is possible to sufficiently absorb and mitigate the impact and bending during the outer shape processing.
【0057】さらにまた、プレス打ち抜き加工面側の外
層用導体パターン12aの形成端12cより、前記打ち
抜き加工面の反対側の外層用導体パターン13cの形成
端13dが外形加工線22に近い位置に形成することに
より、外形加工剪断時の衝撃および曲げモーメントを外
層用導体パターン13a,13cの形成端13b,13
dでも吸収・緩和することができる。Further, from the forming end 12c of the outer layer conductor pattern 12a on the press punching surface side, the forming end 13d of the outer layer conductor pattern 13c on the opposite side of the punching surface is formed at a position closer to the outer shape processing line 22. By doing so, the impact and bending moment at the time of external processing shearing are reduced to the formation ends 13b, 13 of the outer layer conductor patterns 13a, 13c.
Even d can be absorbed and relaxed.
【0058】上記構成の多層プリント配線板を採用する
ことによって、外形加工形成端近傍のソルダレジストの
はがれを解消し、貫通導通孔のクラックの発生の可能性
を低減することもできる。By employing the multilayer printed wiring board having the above-mentioned structure, the peeling of the solder resist in the vicinity of the outer shape forming end can be eliminated, and the possibility of the occurrence of cracks in the through hole can be reduced.
【0059】さらに本実施の形態においては、導電物を
充填した貫通導通孔を有する4層の多層プリント配線板
の事例を示した。この事例の応用として前記4層の多層
プリント配線板の最外層に絶縁樹脂層を塗布形成し、そ
の絶縁樹脂層に非貫通孔を設け、そこに金属めっきを施
したビルドアップ型の多層プリント配線板においても本
発明は有効である。Further, in the present embodiment, an example of a four-layer multilayer printed wiring board having a through hole filled with a conductive material has been described. As an application of this case, a build-up type multilayer printed wiring in which an insulating resin layer is applied and formed on the outermost layer of the four-layered multilayer printed wiring board, a non-through hole is provided in the insulating resin layer, and metal plating is applied thereto. The present invention is also effective for plates.
【0060】この場合は前述のソルダレジストや導通孔
の他に、絶縁樹脂層のクラック発生の可能性を低減する
ことができる。In this case, the possibility of cracks in the insulating resin layer can be reduced in addition to the solder resist and the conductive holes.
【0061】(実施の形態2)以下、本発明の他の実施
の形態について、図面を参照しながら説明する。Embodiment 2 Hereinafter, another embodiment of the present invention will be described with reference to the drawings.
【0062】図4(a)は、実施の形態2における多層
プリント配線板における内層用プリント配線板の斜視図
を示すものであり、図4(b)は、図4(a)の内層用
プリント配線板を用いた多層プリント配線板の構成図で
ある。FIG. 4A is a perspective view of a printed wiring board for an inner layer in the multilayer printed wiring board according to the second embodiment, and FIG. 4B is a printed circuit board for an inner layer shown in FIG. It is a block diagram of a multilayer printed wiring board using a wiring board.
【0063】図4(a)において、71〜74は独立回
路である。In FIG. 4A, reference numerals 71 to 74 denote independent circuits.
【0064】図4(a)に示すように、実施の形態2に
おける多層プリント配線板の製造方法において、内層用
プリント配線板を形成する際、複数の独立回路71〜7
4を形成する。As shown in FIG. 4A, in the method for manufacturing a multilayer printed wiring board according to the second embodiment, when forming the printed wiring board for the inner layer, a plurality of independent circuits 71 to 7 are used.
4 is formed.
【0065】図4(b)において、80〜83は内層用
導体パターン、84は外形加工線とする。In FIG. 4B, reference numerals 80 to 83 denote conductor patterns for the inner layer, and reference numeral 84 denotes a contour processing line.
【0066】実施の形態1で説明したように複数層の内
層を有する多層プリント配線板の層構成を、外層回路パ
ターン直下の内層用導体パターンをグランド層、他の一
方を電源層にすると設計上制約を受ける場合がある。As described in the first embodiment, the layer structure of the multilayer printed wiring board having a plurality of inner layers is designed such that the inner conductor pattern immediately below the outer circuit pattern is a ground layer and the other is a power supply layer. May be restricted.
【0067】しかし図4(b)に示すように、少なくと
も一つの独立回路を外形加工線84側に形成することに
より、外形加工において直下の内層用導体パターン80
をグランド層、81を電源層、他の一方の内層用導体パ
ターン82を電源層、83をグランド層として形成し、
電源層、グランド層の配置および配線パターンの設計上
の制約を受けることなく回路設計を行うことができる。However, as shown in FIG. 4B, by forming at least one independent circuit on the outer shape processing line 84 side, the inner layer conductor pattern 80 immediately under the outer shape processing is formed.
Are formed as a ground layer, 81 as a power supply layer, the other inner layer conductor pattern 82 as a power supply layer, and 83 as a ground layer.
The circuit can be designed without any restrictions on the layout of the power supply layer and the ground layer and the design of the wiring pattern.
【0068】さらに、他の独立回路と電気的に接続され
ていない独立回路を外形加工線84側に形成することに
より、外形加工の剪断時の衝撃および曲げモーメントの
吸収・緩和を部分的、局部的に強化することが可能とな
り、実施の形態1で示したのと同様の効果を有する。Further, by forming an independent circuit which is not electrically connected to other independent circuits on the side of the contour processing line 84, the impact and bending moment at the time of shearing during contour processing can be partially and locally absorbed. And the same effect as that described in the first embodiment can be obtained.
【0069】[0069]
【発明の効果】以上のように本発明は、多層プリント配
線板の外形加工が金型を用いたプレス打ち抜き加工の時
における外層パターンおよび絶縁基材の曲げを減少させ
ることができるため、外層パターン上のソルダレジスト
のはがれを解消することができると共に、外形加工形成
端近傍の絶縁基材や絶縁樹脂層および導通孔への衝撃に
よるクラックや破壊を最小限に抑えることができる。As described above, the present invention can reduce the bending of the outer layer pattern and the insulating base material when the outer shape processing of the multilayer printed wiring board is performed by press punching using a die. Peeling of the upper solder resist can be eliminated, and cracking and destruction due to impact on the insulating base material, the insulating resin layer, and the conduction hole near the outer shape forming end can be minimized.
【図1】本発明の実施の形態1における多層プリント配
線板の構成図FIG. 1 is a configuration diagram of a multilayer printed wiring board according to Embodiment 1 of the present invention.
【図2】同多層プリント配線板の製造工程における断面
図FIG. 2 is a cross-sectional view illustrating a manufacturing process of the multilayer printed wiring board.
【図3】(a)同多層プリント配線板を下金型上に設置
した断面図 (b)同多層プリント配線板を外形切断加工する瞬間の
断面図FIG. 3A is a cross-sectional view of the multilayer printed wiring board set on a lower mold. FIG. 3B is a cross-sectional view of the multilayer printed wiring board at the moment when the outer shape is cut.
【図4】(a)本発明の実施の形態2における多層プリ
ント配線板における内層用プリント配線板の斜視図 (b)同内層用プリント配線板を用いた多層プリント配
線板の構成図FIG. 4A is a perspective view of an inner layer printed wiring board in a multilayer printed wiring board according to Embodiment 2 of the present invention. FIG. 4B is a configuration diagram of a multilayer printed wiring board using the inner layer printed wiring board.
【図5】従来の多層プリント配線板の構成を示す断面図FIG. 5 is a sectional view showing a configuration of a conventional multilayer printed wiring board.
【図6】(a)従来の多層プリント配線板を下金型上に
設置した断面図 (b)従来の多層プリント配線板を外形切断加工する瞬
間の断面図6A is a cross-sectional view in which a conventional multilayer printed wiring board is set on a lower mold. FIG. 6B is a cross-sectional view at the moment when the conventional multilayer printed wiring board is cut out.
11 多層プリント配線板 12a,12c 内層用導体パターン 12b,12d 内層用導体パターンの形成端 13a,13c 外層用導体パターン 13b,13d 外層用導体パターンの形成端 14 ソルダレジスト 15a〜15d 貫通孔 16 導電物 17 外形加工の形成端 18a〜18c 絶縁基材 19 銅はく 20 内層用プリント配線板 21 フィルム 22,84 外形加工線 51 上金型の外形ダイ 52 上金型のストリッパプレート 53 下金型の外形ダイ 54 下金型の外形ストリッパプレート 56 剪断力 57 曲げモーメント 71〜74 独立回路 80〜83 内層用導体パターン DESCRIPTION OF SYMBOLS 11 Multilayer printed wiring board 12a, 12c Inner layer conductor pattern 12b, 12d Inner layer conductor pattern forming end 13a, 13c Outer layer conductor pattern 13b, 13d Outer layer conductor pattern forming end 14 Solder resist 15a-15d Through hole 16 Conductor 17 Forming end of external processing 18a-18c Insulating base material 19 Copper foil 20 Printed wiring board for inner layer 21 Film 22,84 External processing line 51 Upper die outer die 52 Upper die stripper plate 53 Lower die outer shape Die 54 Lower die outer shape stripper plate 56 Shearing force 57 Bending moment 71-74 Independent circuit 80-83 Conductor pattern for inner layer
フロントページの続き (72)発明者 比嘉 一智 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 Fターム(参考) 5E346 BB11 CC05 CC32 DD44 FF18 GG08 GG14 GG15 GG24 GG26 GG28 HH31 Continued on the front page (72) Inventor Kazutomo Higa 1006 Kadoma Kadoma, Osaka Pref. Matsushita Electric Industrial Co., Ltd. F term (reference) 5E346 BB11 CC05 CC32 DD44 FF18 GG08 GG14 GG15 GG24 GG26 GG28 HH31
Claims (21)
が形成され、外形加工を施した多層プリント配線板にお
いて、内層パターンの形成端を、外層パターンの形成端
と外形加工の形成端との間に位置するように形成した多
層プリント配線板。In a multilayer printed wiring board having an outer layer pattern and an inner layer pattern formed on an insulating base material and subjected to an outer shape processing, an inner layer pattern forming end is located between an outer layer pattern forming end and an outer shape forming end. Multi-layer printed wiring board formed so as to be located in.
の形成端と相似形状であることを特徴とする請求項1に
記載の多層プリント配線板。2. The multilayer printed wiring board according to claim 1, wherein the shape of the formation end of the inner layer pattern is similar to the shape of the formation end of the outer shape processing.
の形成端と外形加工の形成端との中点に位置するように
形成した請求項1に記載の多層プリント配線板。3. The multilayer printed wiring board according to claim 1, wherein the formation end of the inner layer pattern is formed at a midpoint between the formation end of the outer layer pattern and the formation end of the outer shape processing.
ことを特徴とする請求項1に記載の多層プリント配線
板。4. The multilayer printed wiring board according to claim 1, wherein the inner layer pattern is formed of a plurality of layers.
形成端が異なる位置に形成されたことを特徴とする請求
項4に記載の多層プリント配線板。5. The multilayer printed wiring board according to claim 4, wherein formation ends of each inner layer pattern formed of a plurality of layers are formed at different positions.
層とアース専用のグランド層にて構成されており、グラ
ンド層の形成端が電源層の形成端よりも外形加工の形成
端側に近い位置に形成されたことを特徴とする請求項5
に記載の多層プリント配線板。6. An inner layer pattern of a plurality of layers is composed of a power supply layer dedicated to a power supply and a ground layer dedicated to an earth, and a forming end of the ground layer is closer to a forming end of the outer shape processing than a forming end of the power supply layer. 6. The method as claimed in claim 5, wherein the step is formed at a position.
2. The multilayer printed wiring board according to item 1.
加工であることを特徴とする請求項1に記載の多層プリ
ント配線板。7. The multilayer printed wiring board according to claim 1, wherein the external processing is press punching using a die.
おいて、打ち抜き加工を行う面側の直下の内層パターン
の形成端が、外形加工の形成端側に近い位置に形成され
たことを特徴とする請求項5に記載の多層プリント配線
板。8. The multilayer printed wiring board according to claim 7, wherein the formation end of the inner layer pattern immediately below the surface on which the punching process is performed is formed at a position close to the formation end side of the outer shape processing. The multilayer printed wiring board according to claim 5, wherein
ことを特徴とする請求項8に記載の多層プリント配線
板。9. The multilayer printed wiring board according to claim 8, wherein the inner layer pattern immediately below is a ground layer.
ン形成端より、前記プレス打ち抜き加工面の反対側の外
層パターン形成端が、外形加工の形成端に近い位置に形
成されたことを特徴とする請求項7に記載の多層プリン
ト配線板。10. An outer layer pattern forming end opposite to the press punching surface is formed at a position closer to an outer shape forming end than an outer layer pattern forming end on the press punching surface side. Item 8. The multilayer printed wiring board according to item 7.
されたことを特徴とする請求項1に記載の多層プリント
配線板。11. The multilayer printed wiring board according to claim 1, wherein the inner layer pattern is formed by a plurality of independent circuits.
の独立回路は、外形加工形成端側に形成されていること
を特徴とする請求項11に記載の多層プリント配線板。12. The multilayer printed wiring board according to claim 11, wherein at least one of the plurality of independent circuits is formed on an outer shape forming end side.
立回路と電気的に接続していないことを特徴とする請求
項12に記載の多層プリント配線板。13. The multilayer printed wiring board according to claim 12, wherein at least one independent circuit is not electrically connected to another independent circuit.
とする請求項1に記載の多層プリント配線板。14. The multilayer printed wiring board according to claim 1, wherein the insulating base has flexibility.
造であることを特徴とする請求項1に記載の多層プリン
ト配線板。15. The multilayer printed wiring board according to claim 1, wherein the insulating base has a structure in which a nonwoven fabric is impregnated with a resin.
接続は、貫通孔に導電物を充填、硬化して形成した導通
孔により行われていることを特徴とする請求項1に記載
の多層プリント配線板。16. The multilayer printed wiring according to claim 1, wherein the electrical connection between the outer layer pattern and the inner layer pattern is made by a conductive hole formed by filling and curing a conductive material in the through hole. Board.
層用基板と半硬化状態の絶縁板を、交互にかつ銅はくを
最外層に積層し、圧着する工程と、外層パターンを形成
する工程と、ソルダレジストを形成する工程と、金型打
ち抜きにより外形加工する工程を有する多層プリント配
線板の製造方法において、前記内層パターンの形成端
を、外層パターンの形成端と外形加工の形成端との間に
位置するように内層パターンを形成した多層プリント配
線板の製造方法。17. A step of alternately laminating a copper foil on an outermost layer of a substrate for an inner layer having an inner layer pattern formed on an insulating base material and a semi-cured insulating plate, and press-bonding, and a step of forming an outer layer pattern And a step of forming a solder resist, and a method of manufacturing a multilayer printed wiring board having a step of forming an outer shape by punching out a mold, wherein the forming end of the inner layer pattern is formed between the forming end of the outer layer pattern and the forming end of the outer shape processing. A method for manufacturing a multilayer printed wiring board having an inner layer pattern formed so as to be located therebetween.
一方が電源層で、他方がグランド層として形成し、かつ
前記グランド層の形成端は、前記電源層の形成端よりも
外形加工の形成端側に近い位置になるように内層パター
ンを形成することを特徴とする請求項17に記載の多層
プリント配線板の製造方法。18. An inner layer pattern, wherein one of both surfaces of an inner layer substrate is a power supply layer and the other is formed as a ground layer, and the formation end of the ground layer is formed more externally than the formation end of the power supply layer. The method for manufacturing a multilayer printed wiring board according to claim 17, wherein the inner layer pattern is formed so as to be located at a position close to the end side.
る内層用基板のグランド層が、金型打ち抜き側に近くな
るように積層することを特徴とする請求項17に記載の
多層プリント配線板の製造方法。19. The multilayer printed wiring board according to claim 17, wherein the ground layer of the inner layer substrate having the inner layer pattern according to claim 18 is laminated so as to be close to a die punching side. Method.
ける工程と、前記貫通孔に導電物を充填する工程と、両
面に銅はくを積層し、加熱・圧縮した工程と、両面に内
層パターンを形成する工程を用いて形成し、半硬化状態
の絶縁板は、貫通孔を設ける工程と前記貫通孔に導電物
を充填する工程を用いて形成したことを特徴とする請求
項17に記載の多層プリント配線板の製造方法。20. An inner layer substrate comprising: a step of providing a through hole in an insulating substrate; a step of filling a conductive material in the through hole; a step of laminating copper foil on both sides and heating and compressing the same; 18. The semi-cured insulating plate formed using a step of forming an inner layer pattern, wherein the semi-cured insulating plate is formed using a step of providing a through hole and a step of filling the through hole with a conductive material. A method for producing the multilayer printed wiring board according to the above.
は、アラミド不織布樹脂含浸基材であり、貫通孔を設け
る工程は、レーザーにて行うことを特徴とする請求項2
0に記載の多層プリント配線板の製造方法。21. The method according to claim 2, wherein the insulating substrate and the semi-cured insulating plate are aramid nonwoven resin-impregnated base materials, and the step of providing through holes is performed by laser.
0. The method for manufacturing a multilayer printed wiring board according to 0.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000314874A JP3649109B2 (en) | 2000-10-16 | 2000-10-16 | Multilayer printed wiring board and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000314874A JP3649109B2 (en) | 2000-10-16 | 2000-10-16 | Multilayer printed wiring board and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002124774A true JP2002124774A (en) | 2002-04-26 |
| JP3649109B2 JP3649109B2 (en) | 2005-05-18 |
Family
ID=18794064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000314874A Expired - Fee Related JP3649109B2 (en) | 2000-10-16 | 2000-10-16 | Multilayer printed wiring board and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3649109B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021186518A (en) * | 2020-06-04 | 2021-12-13 | 株式会社藤商事 | Game machine |
-
2000
- 2000-10-16 JP JP2000314874A patent/JP3649109B2/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2021186518A (en) * | 2020-06-04 | 2021-12-13 | 株式会社藤商事 | Game machine |
| JP7349408B2 (en) | 2020-06-04 | 2023-09-22 | 株式会社藤商事 | gaming machine |
Also Published As
| Publication number | Publication date |
|---|---|
| JP3649109B2 (en) | 2005-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101475109B1 (en) | Multilayer Wiring Substrate and Method of Manufacturing the Same | |
| JP2874329B2 (en) | Method for manufacturing multilayer printed wiring board | |
| WO1998056220A1 (en) | Single-sided circuit board and method for manufacturing the same | |
| JP2002232135A (en) | Double-sided circuit board for lamination, method for manufacturing the same, and multilayer printed wiring board using the same | |
| JPH0575269A (en) | Manufacture of multilayer printed-wiring board | |
| JP2000101245A (en) | Multilayer resin wiring board and its manufacture | |
| WO1997048260A1 (en) | One-sided circuit board for multi-layer printed wiring board, multi-layer printed wiring board, and method for its production | |
| JP2004327510A (en) | Copper-plated laminated board for multilayered printed wiring board, multilayered printed wiring board and method of manufacturing the same | |
| JPH1013028A (en) | Single-sides circuit board for multilayered printed wiring board and multilayered printed wiring board and its manufacture | |
| KR100701353B1 (en) | Multilayer printed circuit board and its manufacturing method | |
| JPH0936551A (en) | Single-sided circuit board for multilayer printed wiring board use, multilayer printed wiring board and manufacture thereof | |
| JP2008311612A (en) | Multilayer printed circuit board, and method of manufacturing the same | |
| KR20130053289A (en) | Manufacturing method of printed circuit board | |
| JP2001015913A (en) | One-sided circuit board and its production, and production of multilayered wiring board | |
| JP3953900B2 (en) | Multilayer resin wiring board and manufacturing method thereof | |
| JPH1154926A (en) | One-sided circuit board and its manufacture | |
| JP2000269647A (en) | Single-side circuit board, multilayer printed wiring board and manufacture thereof | |
| JP2002198652A (en) | Multilayer printed wiring board, method of manufacturing the same and single-sided circuit board therefor | |
| JPH1041635A (en) | Single-sided circuit board for multilayer printed wiring board, its manufacture, and multilayer printed wiring board | |
| JP2001015919A (en) | Multilayer printed wiring board, circuit-board therefor and its manufacture | |
| JP2002124774A (en) | Multilayer printed wiring board and method of manufacturing the same | |
| JP3253886B2 (en) | Single-sided circuit board for multilayer printed wiring board, method for manufacturing the same, and multilayer printed wiring board | |
| KR20110093407A (en) | Printed circuit board and manufacturing method thereof | |
| JP4802402B2 (en) | High-density multilayer build-up wiring board and manufacturing method thereof | |
| JP2003218528A (en) | Printed circuit board manufacturing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040512 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040629 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040827 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050125 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050207 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080225 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090225 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100225 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100225 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110225 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120225 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130225 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130225 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140225 Year of fee payment: 9 |
|
| LAPS | Cancellation because of no payment of annual fees |