JP2000269204A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JP2000269204A JP2000269204A JP11028929A JP2892999A JP2000269204A JP 2000269204 A JP2000269204 A JP 2000269204A JP 11028929 A JP11028929 A JP 11028929A JP 2892999 A JP2892999 A JP 2892999A JP 2000269204 A JP2000269204 A JP 2000269204A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- insulating film
- closed pores
- wirings
- hollow particles
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、半導体装置に関す
る。[0001] The present invention relates to a semiconductor device.
【0002】[0002]
【従来の技術】半導体装置は、シリコン(Si)ウェハ
−、ヒ化ガリウム(GaAs)ウェハ−等の基板上に、
トランジスタ、ダイオ−ド、抵抗、コンデンサ−のよう
な電子回路を構成する要素である回路素子を製造し、更
にSiO2、Si3N4、PSG(phospho si
licate glass)等の無機絶縁膜、アムミニ
ウム、銅等の金属の配線を形成し、配線の外部接続用端
子となる電極部分以外の部分に表面を保護するための絶
縁樹脂膜を形成して製造されている。アムミニウム、銅
等の金属の配線は絶縁膜で絶縁されており、半導体装置
のデザインルールが小さくなると、層間よりも隣接する
配線間の容量が問題となり、そこに使われる材料の低誘
電率化が求められている。低誘電率の半導体絶縁膜とし
て、ポリイミド、ポリアリルエーテル、ポリベンゾオキ
サゾール等の有機材料、SiO2等の無機材料、ポリシ
ロキサンとフッ素ポリマ等の複合材料等が提案されてい
る。また、SiO2の中実微粒子よりなる多孔質シリカ
も提案されている。2. Description of the Related Art A semiconductor device is formed on a substrate such as a silicon (Si) wafer or a gallium arsenide (GaAs) wafer.
Manufactures circuit elements, such as transistors, diodes, resistors, and capacitors, which constitute electronic circuits, and further includes SiO 2 , Si 3 N 4 , and PSG (phospho Si).
Insulating resin film such as aluminum oxide, aluminum, copper, etc., and an insulating resin film for protecting the surface other than the electrode portion which becomes the terminal for external connection of the wiring. ing. The wiring of metals such as aluminum and copper is insulated by an insulating film, and when the design rule of a semiconductor device becomes smaller, the capacitance between wirings adjacent to each other becomes more problematic than between layers. It has been demanded. As a semiconductor insulating film having a low dielectric constant, an organic material such as polyimide, polyallyl ether, and polybenzoxazole, an inorganic material such as SiO 2 , and a composite material such as polysiloxane and fluorine polymer have been proposed. Further, porous silica comprising solid fine particles of SiO 2 has also been proposed.
【0003】[0003]
【発明が解決しようとする課題】ポリイミド、ポリアリ
ルエーテル、ポリベンゾオキサゾール等の有機材料の誘
電率は3.4〜2.5、SiO2等の無機材料の誘電率
は4.0〜3.5、ポリシロキサンとフッ素ポリマ等の
複合材料の誘電率は3.0〜2.5と低誘電率化が十分
でない。SiO2の中実微粒子よりなる多孔質シリカ
は、材料として信頼性があり、気孔率を変えることで誘
電率を4.0〜1.5程度にまですることができるが、
吸湿性があり、また機械的強度が弱く半導体絶縁膜とし
てはウエットプロセスでの製造を適用しにくい等問題が
多い。本発明は、低誘電率の半導体絶縁膜を使用した半
導体装置を提供するものである。The dielectric constant of an organic material such as polyimide, polyallyl ether or polybenzoxazole is 3.4 to 2.5, and the dielectric constant of an inorganic material such as SiO 2 is 4.0 to 3.0. 5. The dielectric constant of the composite material such as polysiloxane and fluoropolymer is 3.0 to 2.5, which is not sufficient to reduce the dielectric constant. Porous silica composed of solid fine particles of SiO 2 is reliable as a material, and the dielectric constant can be increased to about 4.0 to 1.5 by changing the porosity.
It is hygroscopic, has low mechanical strength, and has many problems such as difficulty in applying a wet process as a semiconductor insulating film. The present invention provides a semiconductor device using a low dielectric constant semiconductor insulating film.
【0004】[0004]
【課題を解決するための手段】本発明の半導体装置は、
電子回路を構成する回路素子を有す基板上に絶縁膜で絶
縁された配線を備える半導体装置であって、少なくとも
前記配線間の絶縁膜が閉気孔を含む絶縁膜であることを
特徴とする。閉気孔はマトリックス中に存在せしめるこ
とが好ましく、閉気孔の周りはマトリックス材で充填さ
れていることが好ましい。閉気孔は必ずしも球形である
必要はなく、その場合、閉気孔の最小寸法が前配線間距
離より短ければ良い。また、閉気孔の少なくとも1部が
中空粒子からなることが好ましく、中空粒子の平均粒径
は中央値が5〜50nmであることが好ましい。According to the present invention, there is provided a semiconductor device comprising:
A semiconductor device provided with wiring insulated by an insulating film over a substrate having circuit elements constituting an electronic circuit, wherein at least the insulating film between the wirings is an insulating film including closed pores. The closed pores are preferably present in the matrix, and the area around the closed pores is preferably filled with a matrix material. The closed pores do not necessarily have to be spherical, in which case it is sufficient that the minimum size of the closed pores is shorter than the distance between the previous wirings. Further, it is preferable that at least a part of the closed pores is formed of hollow particles, and the average value of the average particle diameter of the hollow particles is preferably 5 to 50 nm.
【0005】[0005]
【発明の実施の形態】本発明の絶縁膜は、閉気孔を含む
ものであり、マトリクス材と共存させることが好まし
く、さらに閉気孔を中空粒子で構成することができる。
マトリクス材としては、あらゆる低誘電率材料が使用で
きる。たとえば、ポリイミド、フッ素化ポリイミド、ポ
リアリルエーテル、ポリベンゾオキサゾール等の有機材
料、ハイドロゲンシルセスキオキセン、メチルシルセス
キオキセン等の無機有機ハイブリッド材料、SiO2等
の無機材料、有機SOG材料、無機SOG材料等が使用
できる。とくに、SiO2をはじめ、Si−O−Siか
らなるシロキサン結合を有する高分子材料が好ましい。
閉気孔は必ずしも球形である必要はない。配線間の絶縁
領域の空間形状に沿った大きさや形状を維持することが
できる。閉気孔の1部とくに配線部分に近い絶縁領域で
は中空微粒子とマトリックス材料が密に充填されている
ことが好ましい。さらに、中空粒子がマトリックス全体
に渡って一様に高密度に分散された絶縁膜は機械的強度
の観点から好ましい。中空粒子は、気密であることが好
ましいが、多少通気性があってもマトリクス材中で、中
空が維持されれば良い。中空のシリカ微粒子、C60等
のサッカーボール等が使用される。中空粒子の直径の中
央値が5〜50nmであることが好ましい。マトリクス
材中の閉気孔あるいは中空粒子の量は、要求される誘電
率に応じて適宜決めることができる。本発明では少なく
とも隣接する配線間の絶縁膜は、閉気孔を含む絶縁膜で
あり、層間の絶縁膜も同様な閉気孔を含む絶縁膜であっ
ても良い。BEST MODE FOR CARRYING OUT THE INVENTION The insulating film of the present invention contains closed pores, and preferably coexists with a matrix material. Further, the closed pores can be constituted by hollow particles.
Any low dielectric constant material can be used as the matrix material. For example, organic materials such as polyimide, fluorinated polyimide, polyallyl ether, and polybenzoxazole; inorganic-organic hybrid materials such as hydrogen silsesquioxene and methyl silsesquioxene; inorganic materials such as SiO2; organic SOG materials; Materials and the like can be used. In particular, including SiO 2, polymer material having a siloxane bond consisting of SiO-Si is preferable.
Closed pores need not necessarily be spherical. It is possible to maintain the size and shape along the spatial shape of the insulating region between the wirings. It is preferable that the hollow particles and the matrix material be densely filled in a part of the closed pores, particularly in an insulating region near the wiring portion. Further, an insulating film in which hollow particles are uniformly dispersed at high density throughout the matrix is preferable from the viewpoint of mechanical strength. The hollow particles are preferably air-tight, but may be somewhat air-permeable as long as the hollow particles are maintained in the matrix material. Hollow silica fine particles, soccer balls such as C60 and the like are used. The median diameter of the hollow particles is preferably 5 to 50 nm. The amount of closed pores or hollow particles in the matrix material can be appropriately determined according to the required dielectric constant. In the present invention, at least an insulating film between adjacent wirings is an insulating film including closed pores, and an insulating film between layers may be an insulating film including similar closed pores.
【0006】図1、図2は本発明の半導体装置の要部の
断面図であり、1は電子回路を構成する回路素子を有す
基板、2は配線、3はマトリクス材、4はマトリクス材
中に分散された中空微粒子、5は配線2間の絶縁膜に存
在する大きい閉気孔、6は層間絶縁膜である。FIGS. 1 and 2 are cross-sectional views of essential parts of a semiconductor device according to the present invention, wherein 1 is a substrate having circuit elements constituting an electronic circuit, 2 is a wiring, 3 is a matrix material, and 4 is a matrix material. Hollow fine particles dispersed therein are large closed pores 5 existing in the insulating film between the wirings 2, and 6 is an interlayer insulating film.
【0007】[0007]
【発明の効果】本発明の半導体装置は、配線間の絶縁膜
が閉気孔を含むもので低誘電率化が可能であり、吸湿性
もなくウエットプロセスでの製造法を適用することがで
きる。According to the semiconductor device of the present invention, since the insulating film between the wirings contains closed pores, the dielectric constant can be reduced, and the manufacturing method by a wet process without moisture absorption can be applied.
【図1】 本発明の半導体装置の要部の断面図。FIG. 1 is a cross-sectional view of a main part of a semiconductor device of the present invention.
【図2】 本発明の半導体装置の要部の断面図。FIG. 2 is a cross-sectional view of a main part of the semiconductor device of the present invention.
1:電子回路を構成する回路素子を有す基板 2:配線 3:マトリクス材 4:中空微粒子 5:閉気孔 6:層間絶縁膜 1: substrate having circuit elements constituting an electronic circuit 2: wiring 3: matrix material 4: hollow microparticles 5: closed pores 6: interlayer insulating film
Claims (6)
上に絶縁膜で絶縁された配線を備える半導体装置であっ
て、少なくとも前記配線間の絶縁膜が、閉気孔を含む絶
縁膜であることを特徴とする半導体装置。1. A semiconductor device having a wiring insulated by an insulating film on a substrate having circuit elements constituting an electronic circuit, wherein at least the insulating film between the wirings is an insulating film including closed pores. A semiconductor device characterized by the above-mentioned.
む請求項1記載の半導体装置。2. The semiconductor device according to claim 1, wherein the insulating film includes closed pores and a matrix.
間距離より小さい請求項1又は2記載の半導体装置。3. The semiconductor device according to claim 1, wherein the closed pores are non-spherical and the minimum diameter thereof is smaller than the distance between wirings.
である請求項1〜3各項記載の半導体装置。4. The semiconductor device according to claim 1, wherein a part or all of the closed pores are hollow particles.
nmである請求項4記載の半導体装置。5. The median average particle diameter of the hollow particles is 5 to 50.
The semiconductor device according to claim 4, wherein the thickness is in nm.
む請求項2〜5各項記載の半導体装置。6. The semiconductor device according to claim 2, wherein the matrix includes a Si—O—Si bond.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11028929A JP2000269204A (en) | 1999-01-13 | 1999-02-05 | Semiconductor device |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP592899 | 1999-01-13 | ||
| JP11-5928 | 1999-01-13 | ||
| JP11028929A JP2000269204A (en) | 1999-01-13 | 1999-02-05 | Semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000269204A true JP2000269204A (en) | 2000-09-29 |
| JP2000269204A5 JP2000269204A5 (en) | 2005-10-27 |
Family
ID=26339966
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11028929A Pending JP2000269204A (en) | 1999-01-13 | 1999-02-05 | Semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2000269204A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100480412B1 (en) * | 2002-02-26 | 2005-04-06 | 가부시키가이샤 히타치세이사쿠쇼 | Thin film transistor and display apparatus with the same |
| JP2006045352A (en) * | 2004-08-04 | 2006-02-16 | Hitachi Chem Co Ltd | Silica film-forming composition, silica film, its forming method and electronic part having silica film |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0521617A (en) * | 1991-07-12 | 1993-01-29 | Fujitsu Ltd | Method for manufacturing semiconductor device |
| JPH05286785A (en) * | 1992-04-06 | 1993-11-02 | Fujitsu Ltd | Formation of insulating film |
| JPH08153793A (en) * | 1994-11-28 | 1996-06-11 | Sony Corp | Insulating film forming SOG and manufacturing method thereof, and insulating film and forming method thereof |
| JPH08181133A (en) * | 1994-12-27 | 1996-07-12 | Sony Corp | Method for manufacturing dielectric and dielectric film |
| JPH08330300A (en) * | 1995-05-29 | 1996-12-13 | Sony Corp | Insulating material, interlayer insulating film, and method for forming interlayer insulating film |
| JPH09213797A (en) * | 1996-02-07 | 1997-08-15 | Matsushita Electric Ind Co Ltd | Method for manufacturing semiconductor device |
| JPH09298241A (en) * | 1996-03-06 | 1997-11-18 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
| JPH10113610A (en) * | 1996-10-04 | 1998-05-06 | Dow Corning Corp | Electronic device coating |
| JP2002528893A (en) * | 1998-10-22 | 2002-09-03 | アプライド マテリアルズ インコーポレイテッド | Low dielectric constant film of CVD nanoporous silica |
| JP2002528561A (en) * | 1998-07-22 | 2002-09-03 | ミネソタ マイニング アンド マニュファクチャリング カンパニー | Method for producing porous fired polyimide |
-
1999
- 1999-02-05 JP JP11028929A patent/JP2000269204A/en active Pending
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0521617A (en) * | 1991-07-12 | 1993-01-29 | Fujitsu Ltd | Method for manufacturing semiconductor device |
| JPH05286785A (en) * | 1992-04-06 | 1993-11-02 | Fujitsu Ltd | Formation of insulating film |
| JPH08153793A (en) * | 1994-11-28 | 1996-06-11 | Sony Corp | Insulating film forming SOG and manufacturing method thereof, and insulating film and forming method thereof |
| JPH08181133A (en) * | 1994-12-27 | 1996-07-12 | Sony Corp | Method for manufacturing dielectric and dielectric film |
| JPH08330300A (en) * | 1995-05-29 | 1996-12-13 | Sony Corp | Insulating material, interlayer insulating film, and method for forming interlayer insulating film |
| JPH09213797A (en) * | 1996-02-07 | 1997-08-15 | Matsushita Electric Ind Co Ltd | Method for manufacturing semiconductor device |
| JPH09298241A (en) * | 1996-03-06 | 1997-11-18 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
| JPH10113610A (en) * | 1996-10-04 | 1998-05-06 | Dow Corning Corp | Electronic device coating |
| JP2002528561A (en) * | 1998-07-22 | 2002-09-03 | ミネソタ マイニング アンド マニュファクチャリング カンパニー | Method for producing porous fired polyimide |
| JP2002528893A (en) * | 1998-10-22 | 2002-09-03 | アプライド マテリアルズ インコーポレイテッド | Low dielectric constant film of CVD nanoporous silica |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100480412B1 (en) * | 2002-02-26 | 2005-04-06 | 가부시키가이샤 히타치세이사쿠쇼 | Thin film transistor and display apparatus with the same |
| JP2006045352A (en) * | 2004-08-04 | 2006-02-16 | Hitachi Chem Co Ltd | Silica film-forming composition, silica film, its forming method and electronic part having silica film |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4014234B2 (en) | Method for fabricating interconnect lines with reduced line capacitance in semiconductor devices | |
| TWI300971B (en) | Semiconductor device | |
| TWI279912B (en) | Semiconductor device and semiconductor assembly | |
| JP4102246B2 (en) | Semiconductor device and manufacturing method thereof | |
| CN101238570B (en) | Semiconductor device and manufacturing method thereof | |
| US20050116348A1 (en) | Semiconductor device and method of manufacturing the same | |
| KR980012470A (en) | Hydrogen Silsesquioxane Thin Films for Low Capacitance Structures in Integrated Circuits | |
| TW409316B (en) | Semiconductor device with multilayer interconnection and manufacturing method thereof | |
| US10229879B2 (en) | Thickened stress relief and power distribution layer | |
| KR100559562B1 (en) | Low dielectric constant insulating film forming material, low dielectric constant insulating film, low dielectric constant insulating film formation method and semiconductor device | |
| US10043753B2 (en) | Airgaps to isolate metallization features | |
| JP2921759B1 (en) | Method for manufacturing semiconductor device | |
| JP3590776B2 (en) | Circuit board and its manufacturing method | |
| JP5281188B1 (en) | Insulating paste, electronic device, and insulating part forming method | |
| JP2000269204A (en) | Semiconductor device | |
| US6531776B2 (en) | Semiconductor device having reduced interconnect-line parasitic capacitance | |
| KR20040005920A (en) | Layered stacks and methods of production thereof | |
| JP3561465B2 (en) | Circuit board and its manufacturing method | |
| JP2000269204A5 (en) | ||
| JP3977796B2 (en) | Semiconductor device | |
| US20060125090A1 (en) | Heat dissipation structure and method thereof | |
| JP2001298171A (en) | Method and structure for high-K and low-K buried oxide in silicon-on-insulator (SOI) technology | |
| JP2003068851A (en) | Semiconductor device and manufacturing method thereof | |
| JPH1174348A (en) | Semiconductor device and manufacture thereof | |
| JP3978207B2 (en) | Method for forming low dielectric constant insulating film |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050707 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050707 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050707 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050811 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20050811 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20050811 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070727 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070814 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20071211 |