JP2000178793A - Manufacturing method of metal polyimide substrate - Google Patents
Manufacturing method of metal polyimide substrateInfo
- Publication number
- JP2000178793A JP2000178793A JP35711198A JP35711198A JP2000178793A JP 2000178793 A JP2000178793 A JP 2000178793A JP 35711198 A JP35711198 A JP 35711198A JP 35711198 A JP35711198 A JP 35711198A JP 2000178793 A JP2000178793 A JP 2000178793A
- Authority
- JP
- Japan
- Prior art keywords
- polyimide
- metal
- substrate
- film
- polyimide substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Insulated Metal Substrates For Printed Circuits (AREA)
- Paints Or Removers (AREA)
- Laminated Bodies (AREA)
Abstract
(57)【要約】
【課題】 電着性ポリイミドを金属箔上に電析させ
て金属ポリイミド基板を得るに際し、十分な絶縁信頼性
を持つ薄いポリイミド層と金属層とから構成される金属
ポリイミド基板の提供を課題とする。
【解決手段】 金属表面に所望膜厚になるように電着性
ポリイミドを電着させ、次いでポリイミド樹脂皮膜を5
0〜400℃で加熱処理して絶縁体化処理し、その後、
絶縁体化処理をして得たポリイミド樹脂皮膜上に電着性
ポリイミドを電着させるという工程を1組とし、これを
少なくとも1組行い、所望膜厚のポリイミド樹脂皮膜を
得る。PROBLEM TO BE SOLVED: To provide a metal polyimide substrate composed of a thin polyimide layer having a sufficient insulation reliability and a metal layer when obtaining a metal polyimide substrate by depositing an electrodepositable polyimide on a metal foil. To provide SOLUTION: An electrodeposition polyimide is electrodeposited on a metal surface so as to have a desired film thickness, and then a polyimide resin film is formed on the metal surface.
Heat treatment at 0 to 400 ° C. to make an insulator, then
A set of steps of electrodepositing an electrodepositable polyimide on the polyimide resin film obtained by the insulating treatment is performed, and at least one set of the steps is performed to obtain a polyimide resin film having a desired film thickness.
Description
【0001】[0001]
【発明の属する技術分野】本発明は、金属板にポリイミ
ド樹脂膜を電着法により形成して金属ポリイミド基板を
得る方法に関し、特にピンホールの無いポリイミド樹脂
皮膜を持つ金属ポリイミド基板の製造方法に関する。The present invention relates to a method for obtaining a metal polyimide substrate by forming a polyimide resin film on a metal plate by an electrodeposition method, and more particularly to a method for manufacturing a metal polyimide substrate having a polyimide resin film without pinholes. .
【0002】[0002]
【従来の技術】ポリイミド樹脂は、高い耐熱性、化学的
安定性、電気絶縁性を有するので、電子部品用の絶縁材
として広く用いられている。例えば、テープ自動ボンデ
ィング(TAB)、フレキシブルプリント回路(FP
C)基板、チップサイズパッケージ(CSP)等の電子
部品は、通常ポリイミドフィルムと銅箔からなる銅ポリ
イミド基板を用い、フォトリソグラフィー技法等によっ
て銅箔およびポリイミドフィルムを加工することによっ
て得られる。2. Description of the Related Art Polyimide resins have high heat resistance, chemical stability, and electrical insulation properties, and are therefore widely used as insulating materials for electronic components. For example, tape automatic bonding (TAB), flexible printed circuit (FP)
C) Electronic components such as a substrate and a chip size package (CSP) are usually obtained by processing a copper foil and a polyimide film by a photolithography technique or the like using a copper polyimide substrate composed of a polyimide film and a copper foil.
【0003】このような金属層とポリイミドの複合体で
ある金属ポリイミド基板を形成する手法としては、金属
箔とポリイミドフィルムとを接着剤層でラミネートする
方法、金属箔表面にポリイミド前駆体を塗布し、熱重合
してイミド化する方法、およびポリイミドフィルム表面
に乾式あるいは湿式めっきで金属層を形成する方法が一
般的に知られている。[0003] As a method of forming such a metal polyimide substrate, which is a composite of a metal layer and a polyimide, a method of laminating a metal foil and a polyimide film with an adhesive layer, a method of applying a polyimide precursor to the surface of the metal foil, and the like. In general, a method of imidization by thermal polymerization and a method of forming a metal layer on the surface of a polyimide film by dry or wet plating are generally known.
【0004】一方、最近の電子機器に対する軽量、薄型
化の要求を受けて、電子部品の高密度化が急激に進み、
各々の素材に対しても、一層の軽量化、薄型化、高信頼
性が求められ、当然のことながら製造コストの削減も併
せて求められている。この要求に対し、前述の金属ポリ
イミド基板を形成する方法として、金属箔表面に、その
表面に電荷を帯びた官能基を有するポリイミド樹脂(以
下、「電着性ポリイミド」と示す。)を電着させてポリ
イミド層を形成する方法が検討されている。この方法
は、ポリイミド層の薄膜化が図れ、また金属箔の所望箇
所のみにポリイミド層が形成できることから、経済性に
も優れ、また軽量化にも適した方法といえる。On the other hand, in response to recent demands for lighter and thinner electronic devices, the density of electronic components has rapidly increased,
For each material, further reduction in weight, thickness, and high reliability are required, and naturally, reduction in manufacturing cost is also required. In response to this requirement, as a method for forming the above-mentioned metal polyimide substrate, a polyimide resin having a charged functional group on the surface of a metal foil (hereinafter, referred to as “electrodepositable polyimide”) is electrodeposited. A method of forming a polyimide layer in such a manner is being studied. This method can be said to be excellent in economy and suitable for weight reduction since the polyimide layer can be made thinner and the polyimide layer can be formed only at a desired portion of the metal foil.
【0005】[0005]
【発明が解決しようとする課題】しかしながら上記電着
方法により得た金属ポリイミド基板を用いて回路基板を
作成し、当初の目的である薄いポリイミド膜の回路基板
を得た場合、ポリイミド膜の厚さが薄くなればなるほど
ポリイミド膜の絶縁信頼性が低下し、特に膜厚が10μ
m以下となった場合にこの欠点が顕著になることがわか
った。However, when a circuit board is prepared by using the metal polyimide substrate obtained by the above-mentioned electrodeposition method, and a circuit board of a thin polyimide film which is the original object is obtained, the thickness of the polyimide film is reduced. The thinner the film, the lower the insulation reliability of the polyimide film.
It was found that this defect became remarkable when it was less than m.
【0006】本発明はこの点を改良すべくなされたもの
であり、その目的とするところは十分な絶縁信頼性を持
つ薄いポリイミド層と金属層とから構成される金属ポリ
イミド基板の提供を課題とする。[0006] The present invention has been made to improve this point, and an object of the present invention is to provide a metal polyimide substrate comprising a thin polyimide layer and a metal layer having sufficient insulation reliability. I do.
【0007】[0007]
【課題を解決するための手段】本発明者は、上記薄膜の
ポリイミド樹脂に十分な絶縁信頼性が得られない理由を
精査した結果、ポリイミド膜中に微小なピンホールが存
在しており、このピンホールが絶縁信頼性と関係してい
ることを見出し本発明に至った。The present inventors have scrutinized the reason why sufficient insulation reliability cannot be obtained in the polyimide resin of the above thin film, and as a result, a fine pinhole is present in the polyimide film. The present inventors have found that pinholes are related to insulation reliability, and have reached the present invention.
【0008】即ち、上記課題を解決するための本第1の
発明は、金属ポリイミド基板を、金属表面に電着性ポリ
イミドを電着させて形成させるに際し、金属表面に所望
膜厚になるように電着性ポリイミドを電着させ、次いで
ポリイミド樹脂皮膜を絶縁体化処理し、その後、絶縁体
化処理をして得たポリイミド樹脂皮膜上に電着性ポリイ
ミドを電着させるという工程を1組とし、これを少なく
とも1組行い、所望膜厚のポリイミド樹脂皮膜を得るも
のであり、上記絶縁体化処理は、電着によって形成され
たポリイミド樹脂膜を50〜400℃の範囲で熱処理す
ることによって行えば好都合である。That is, according to the first invention for solving the above-mentioned problem, when a metal polyimide substrate is formed by electrodepositing an electrodepositable polyimide on a metal surface, the metal film has a desired thickness on the metal surface. The process of electrodepositing an electrodepositable polyimide, then treating the polyimide resin film as an insulator, and then depositing the electrodepositable polyimide on the polyimide resin film obtained by the insulator treatment is regarded as one set. By performing at least one set of the steps, a polyimide resin film having a desired film thickness is obtained. The insulating treatment is performed by heat-treating the polyimide resin film formed by electrodeposition at a temperature of 50 to 400 ° C. For example, it is convenient.
【0009】また、本第2の発明は本第1の発明の方法
により作成された厚さ10μm以下で、実質的にピンホ
ールを持たないポリイミド樹脂皮膜を有する金属ポリイ
ミド基板である。Further, the second invention is a metal polyimide substrate having a polyimide resin film having a thickness of 10 μm or less and having substantially no pinhole formed by the method of the first invention.
【0010】そして、本第3の発明は本第2の発明の基
板を用いて作成された半導体実装用電子部品である。A third aspect of the present invention is an electronic component for mounting a semiconductor manufactured using the substrate of the second aspect of the present invention.
【0011】[0011]
【発明の実施の形態】本発明の基板において用いうる金
属は、銅、ニッケル、コバルト、鉄などの金属単独、又
はこれら金属を主要成分とする合金である。また、価
格、電子材料としての汎用性等より銅、銅合金、鉄合金
が好ましい。BEST MODE FOR CARRYING OUT THE INVENTION Metals that can be used in the substrate of the present invention are metals such as copper, nickel, cobalt and iron alone or alloys containing these metals as main components. Further, copper, a copper alloy, and an iron alloy are preferable in terms of price, versatility as an electronic material, and the like.
【0012】電着によって形成されたポリイミド膜に発
生するピンホールの原因は、電着の際に金属表面やポリ
イミド表面で発生した気泡がそのまま電着面に吸着さ
れ、その部分に新たな電着性ポリイミドが電析せず、ピ
ンホールとなったためと考えられる。[0012] The cause of pinholes generated in the polyimide film formed by electrodeposition is that bubbles generated on the metal surface or the polyimide surface during electrodeposition are directly adsorbed on the electrodeposition surface, and new electrodeposition occurs on that portion. This is probably because the conductive polyimide did not deposit and became a pinhole.
【0013】本第1の発明は、ポリイミド膜を一度電着
法により形成した後、形成されたポリイミド膜に絶縁体
化処理を施す。ポリイミドの電着のメカニズムは、表面
に電荷を帯びた官能基を有する高分子の集合体が電極に
付着するものであり、絶縁体化処理とは、熱処理によっ
て溶媒を除去し、脱水反応により電着物相互間の結合性
を高め不働体化するものである。 熱処理温度の範囲
は、ポリイミドの分子構造、電荷を帯びた官能基の濃
度、構造、および用いる溶媒の沸点等に左右されるため
一概に限定できない。よって、事前に最適な条件を予め
求めておく必要があるが、通常、50〜400℃の範囲
が好ましい。適性温度範囲未満では、十分な絶縁体化処
理が行われず、導電性を保持したままとなる。このよう
な状態でピンホールを埋めるための再電着を行う際にピ
ンホール部以外にも導電性ポリイミドが電析し、ポリイ
ミドの厚膜が調整困難となる。また適性温度を超える場
合は、ポリイミドの熱による劣化や基板の変形が生じや
すくなる。In the first invention, after a polyimide film is once formed by an electrodeposition method, the formed polyimide film is subjected to an insulating process. The mechanism of electrodeposition of polyimide is such that a polymer aggregate having a charged functional group on its surface adheres to the electrode.Insulating treatment involves removing the solvent by heat treatment and dehydrating the electrode. It enhances the connectivity between the kimonos and renders them passive. The range of the heat treatment temperature cannot be unconditionally limited because it depends on the molecular structure of the polyimide, the concentration and structure of the charged functional group, the boiling point of the solvent used, and the like. Therefore, it is necessary to determine the optimum conditions in advance, but usually the range of 50 to 400 ° C. is preferable. When the temperature is lower than the appropriate temperature range, a sufficient insulating treatment is not performed and the conductivity is maintained. When re-electrodeposition for filling the pinhole is performed in such a state, the conductive polyimide is electrodeposited in portions other than the pinhole portion, and it is difficult to adjust the thickness of the polyimide film. If the temperature exceeds the appropriate temperature, deterioration of the polyimide due to heat and deformation of the substrate are likely to occur.
【0014】熱処理時間は、熱処理温度によって左右さ
れるため一概に限定されないが、経済性、生産性、信頼
性などを考慮すれば10〜60分間が望ましい。なお、
この熱処理は、溶媒の除去等を考慮して、例えば、温度
を段階的にあげるとか、比較的低温で所望時間処理し、
次いで高温で所望時間処理するように複数の熱処理工程
に分割して行っても差し支えない。The heat treatment time depends on the heat treatment temperature and is not specifically limited, but is preferably 10 to 60 minutes in consideration of economy, productivity, reliability and the like. In addition,
In this heat treatment, in consideration of the removal of the solvent, for example, the temperature is increased stepwise, or treated at a relatively low temperature for a desired time,
Then, it may be divided into a plurality of heat treatment steps so as to perform treatment at a high temperature for a desired time.
【0015】本発明では上記絶縁体化処理を行った後、
再度ポリイミドの電着を行う。これは、最初の膜形成時
に発生したピンホール部分にポリイミドを選択的に電着
させ、ピンホールを埋設することによってポリイミド膜
の絶縁信頼性を改良することを目的としている。即ち、
上記絶縁体化処理後に再度電着性ポリイミドを電着させ
るので、電着性ポリイミドはピンホールによって露出し
ている導体表面部分や、相対的に不導体化が弱い表面の
凹部底部に選択的に電析する。In the present invention, after performing the above-mentioned insulating treatment,
The electrodeposition of polyimide is performed again. The purpose of this is to improve the insulation reliability of the polyimide film by selectively electrodepositing polyimide on a pinhole portion generated during the first film formation and burying the pinhole. That is,
Since the electrodepositable polyimide is electrodeposited again after the above-mentioned insulating treatment, the electrodepositable polyimide is selectively applied to the conductor surface portion exposed by the pinhole or the bottom of the concave portion of the relatively non-conductive surface. Electrodeposit.
【0016】また、本発明で、複数回に分けて所定膜厚
のポリイミド膜を得るには、絶縁体化処理の条件を調節
し、ポリイミド膜の導電性を調整する。この際にも、ピ
ンホール部とポリイミド膜表面とでは導電性に差が付く
ためピーホール部への優先電析は妨げられない。In the present invention, in order to obtain a polyimide film having a predetermined thickness in a plurality of times, the condition of the insulating treatment is adjusted and the conductivity of the polyimide film is adjusted. Also in this case, since there is a difference in conductivity between the pinhole portion and the polyimide film surface, the preferential electrodeposition on the peahole portion is not hindered.
【0017】以上述べた本発明の方法に従えば、本第2
の発明である厚さ10μm以下で、実質的にピンホール
を持たないポリイミド樹脂皮膜を有する金属ポリイミド
基板を容易に得ることが可能である。そして、このよう
な本発明の金属ポリイミド基板の用途としては積層配線
板等の製造に最適である。According to the method of the present invention described above, the second
It is possible to easily obtain a metal polyimide substrate having a polyimide resin film having a thickness of 10 μm or less and having substantially no pinholes. The use of the metal polyimide substrate of the present invention is most suitable for manufacturing a laminated wiring board and the like.
【0018】本第2の発明において、実質的にピンホー
ルを持たないとは、当該基板を用いて線間0.15mm
の配線板を作成し、線間に直流24ボルトの電圧をかけ
たまま120℃,98%RH下に1000時間保持した
際の電気絶縁性が1012オーム以上となっていることを
言う。なお、この条件を満たせば、ピンホールのみでは
なく金属のマイグレーションも起きていないことが併せ
て証明できていることになる。In the present invention, the term "substantially having no pinhole" means that the substrate has a line gap of 0.15 mm.
Means that the electrical insulation is 10 12 ohms or more when the wiring board is prepared and held at 120 ° C. and 98% RH for 1000 hours while applying a voltage of 24 VDC between the wires. If this condition is satisfied, it can be proved that no migration of metal occurs in addition to the pinhole.
【0019】本第3の発明は本第2の発明の基板を用い
て作成された半導体実装用電子部品であるが、例えば、
TABテープ、FPC基板、BGA、CSP等の電子部
品である。これらの電子部品は一般に採用されている公
知のフォトリソグラフ方法などを用いることにより容易
に製造できる。The third aspect of the present invention relates to a semiconductor mounting electronic component manufactured using the substrate of the second aspect of the present invention.
Electronic components such as TAB tape, FPC board, BGA, CSP, etc. These electronic components can be easily manufactured by using a generally used known photolithography method or the like.
【0020】[0020]
【実施例】次に実施例を用いて本発明をさらに説明す
る。 (実施例1)電着性ポリイミドとして平均分子量830
00、電着成分としてカルボキシル基を含有するブロッ
ク共重合ポリイミド(ピーアイ技術研究所製 商品名
キューピロン)を3重量%含有するN-メチル-2-ピロリ
ドンおよび水を主成分とする溶液中に厚さ8μmの銅箔
を陽極として浸漬し、チタンと白金のクラッド材を陰極
として浸漬した。Next, the present invention will be further described with reference to examples. (Example 1) Average molecular weight of 830 as electrodepositable polyimide
00, a block copolymerized polyimide containing a carboxyl group as an electrodeposition component (trade name, manufactured by P.I.
A copper foil having a thickness of 8 μm was immersed in a solution containing N-methyl-2-pyrrolidone containing 3% by weight of (cupilone) and water as main components, and a clad material of titanium and platinum was immersed as a cathode.
【0021】両電極間に80ボルトの電圧を30秒間か
けて銅箔表面にポリイミド膜を析出させた。その後陽極
を、25℃のN-メチル-2-ピロリドンを50体積%含有
する水溶液に1分間浸漬し、その後、更に25℃のN-メ
チル-2-ピロリドンを30体積%含有する水溶液に1分
間浸漬し、その後水洗して定着処理を行った。A voltage of 80 volts was applied between the two electrodes for 30 seconds to deposit a polyimide film on the copper foil surface. Thereafter, the anode was immersed in an aqueous solution containing 50% by volume of N-methyl-2-pyrrolidone at 25 ° C. for 1 minute, and then further placed in an aqueous solution containing 30% by volume of N-methyl-2-pyrrolidone at 25 ° C. for 1 minute. It was immersed and then washed with water to perform a fixing process.
【0022】定着処理した陽極を90℃で30分間加熱
して絶縁体化処理した後、200℃で30分間加熱して
ポリイミド膜に残留する溶媒を除去し、その後、これを
陽極として再度上記電着、定着および熱処理を行い、厚
さ5μmのポリイミドフィルムを持つ銅ポリイミド基板
を得た。The fixed anode is heated at 90 ° C. for 30 minutes to form an insulator, and then heated at 200 ° C. for 30 minutes to remove the solvent remaining on the polyimide film. The coating, fixing and heat treatment were performed to obtain a copper polyimide substrate having a polyimide film having a thickness of 5 μm.
【0023】得られた銅ポリイミド基板を用い、フォト
リソグラフ法により線間0.15mmの配線板を作成
し、線間に直流24ボルトの電圧をかけたまま120
℃、98%RH下に1000時間保持しつつ、線間抵抗
の変化を求めた。その結果、初期値が6×1013オーム
であり、100時間以後は概ね5×1012オームとなっ
ていた。Using the obtained copper-polyimide substrate, a wiring board having a line spacing of 0.15 mm was prepared by photolithography, and 120 V DC was applied between the lines while applying a voltage of 24 VDC.
The change in interline resistance was determined while maintaining the temperature at 98 ° C. and 98% RH for 1000 hours. As a result, the initial value was 6 × 10 13 ohms, and was approximately 5 × 10 12 ohms after 100 hours.
【0024】(実施例2)実施例1で得られた配線板を
陽極として実施例1と同様にして銅配線上に電着性ポリ
イミドを電析させ、定着し、熱処理をしてポリイミド樹
脂で配線部を覆った。こうして、回路部表面に厚さ5μm
のポリイミド膜を有する配線板を作製した。得られた回
路配線板を120℃、98%RH、2気圧に設定された
チャンバー内に100時間保持した後、外観検査と絶縁
性試験を行ったが、その結果、変色などの異常は確認さ
れず、十分な絶縁信頼性を有することが判明した。(Embodiment 2) Using the wiring board obtained in Embodiment 1 as an anode, electrodepositable polyimide is electrodeposited on copper wiring in the same manner as in Embodiment 1, fixed, heat-treated, and treated with a polyimide resin. Covered the wiring section. In this way, the thickness of 5μm
A wiring board having a polyimide film was prepared. After keeping the obtained circuit wiring board in a chamber set at 120 ° C., 98% RH and 2 atm for 100 hours, an appearance inspection and an insulation test were performed. As a result, abnormalities such as discoloration were confirmed. It was found that the insulation reliability was sufficient.
【0025】(実施例3)不働体化処理を50℃で60
分間の熱処理で行った以外は実施例1と同様な手順で銅
ポリイミド基板を得た。得られた銅ポリイミド基板を用
い、フォトリソグラフ法により線間0.15mmの配線
板を作成し、線間に直流24ボルトの電圧をかけたまま
120℃、98%RH下に1000時間保持しつつ、線
間抵抗の変化を求めた。その結果、初期値が6×1013
オームであり、100時間以後は概ね5×1012オーム
となっていた。Example 3 Passivation treatment was carried out at 50 ° C. for 60 hours.
A copper polyimide substrate was obtained in the same procedure as in Example 1 except that the heat treatment was performed for 5 minutes. Using the obtained copper polyimide substrate, a wiring board having a line width of 0.15 mm is prepared by a photolithographic method, and is kept at 120 ° C. and 98% RH for 1000 hours while applying a DC voltage of 24 volts between the lines. And the change in line resistance was determined. As a result, the initial value is 6 × 10 13
Ohms, and was approximately 5 × 10 12 ohms after 100 hours.
【0026】(実施例4)実施例3で得られた銅ポリイ
ミド基板用いた以外は実施例1、2と同様にして回路部
表面に厚さ5μmのポリイミド膜を有する配線板を作製し
た。得られた回路配線板を120℃、98%RH、2気
圧に設定されたチャンバー内に100時間保持した後、
外観検査と絶縁性試験を行ったが、その結果、変色など
の異常は確認されず、十分な絶縁信頼性を有することが
判明した。Example 4 A wiring board having a 5 μm-thick polyimide film on the circuit surface was prepared in the same manner as in Examples 1 and 2, except that the copper polyimide substrate obtained in Example 3 was used. After keeping the obtained circuit wiring board in a chamber set at 120 ° C., 98% RH and 2 atm for 100 hours,
An appearance inspection and an insulation test were performed. As a result, no abnormality such as discoloration was confirmed, and it was found that the insulation had sufficient insulation reliability.
【0027】(実施例5)不働体化処理を400℃で5
分間の熱処理で行った以外は実施例1と同様な手順で銅
ポリイミド基板を得た。得られた銅ポリイミド基板を用
い、フォトリソグラフ法により線間0.15mmの配線
板を作成し、線間に直流24ボルトの電圧をかけたまま
120℃、98%RH下に1000時間保持しつつ、線
間抵抗の変化を求めた。その結果、初期値が6×1013
オームであり、100時間以後は概ね5×1012オーム
となっていた。Example 5 Passivation treatment was carried out at 400 ° C. for 5 days.
A copper polyimide substrate was obtained in the same procedure as in Example 1 except that the heat treatment was performed for 5 minutes. Using the obtained copper polyimide substrate, a wiring board having a line width of 0.15 mm is prepared by a photolithographic method, and is kept at 120 ° C. and 98% RH for 1000 hours while applying a DC voltage of 24 volts between the lines. And the change in line resistance was determined. As a result, the initial value is 6 × 10 13
Ohms, and was approximately 5 × 10 12 ohms after 100 hours.
【0028】(実施例6)実施例5で得られた銅ポリイ
ミド基板用いた以外は実施例1、2と同様にして回路部
表面に厚さ5μmのポリイミド膜を有する配線板を作製し
た。得られた回路配線板を120℃、98%RH、2気
圧に設定されたチャンバー内に100時間保持した後、
外観検査と絶縁性試験を行ったが、その結果、変色など
の異常は確認されず、十分な絶縁信頼性を有することが
判明した。Example 6 A wiring board having a 5 μm-thick polyimide film on the circuit surface was prepared in the same manner as in Examples 1 and 2, except that the copper polyimide substrate obtained in Example 5 was used. After keeping the obtained circuit wiring board in a chamber set at 120 ° C., 98% RH and 2 atm for 100 hours,
An appearance inspection and an insulation test were performed. As a result, no abnormality such as discoloration was confirmed, and it was found that the insulation had sufficient insulation reliability.
【0029】(実施例7)両電極間に80ボルトの電圧
を90秒間かけて銅箔表面にポリイミド膜を析出させた
以外は実施例1と同様にして銅ポリイミド基板を作製し
た。得られたポリイミド皮膜の厚さを測定したところ平
均10μmであり、均一な膜となっていた。得られた銅
ポリイミド基板を用い、フォトリソグラフ法により線間
0.15mmの配線板を作成し、線間に直流24ボルト
の電圧をかけたまま120℃、98%RH下に1000
時間保持しつつ、線間抵抗の変化を求めた。その結果、
実施例1と同様に良好な結果が得られた。Example 7 A copper polyimide substrate was produced in the same manner as in Example 1 except that a voltage of 80 volts was applied between both electrodes for 90 seconds to deposit a polyimide film on the copper foil surface. When the thickness of the obtained polyimide film was measured, it was 10 μm on average, and it was a uniform film. Using the obtained copper polyimide substrate, a wiring board having a line interval of 0.15 mm is formed by photolithography, and a voltage of 24 VDC is applied between the lines at 1000C under a temperature of 120 ° C and 98% RH.
While maintaining the time, the change in line resistance was determined. as a result,
Good results were obtained as in Example 1.
【0030】(実施例8)両電極間に80ボルトの電圧
を10秒間かけて銅箔表面にポリイミド膜を析出させた
以外は実施例1と同様にして銅ポリイミド基板を作製し
た。得られたポリイミド皮膜の厚さを測定したところ平
均3μmであり、均一な膜となっていた。得られた銅ポ
リイミド基板を用い、フォトリソグラフ法により線間
0.15mmの配線板を作成し、線間に直流24ボルト
の電圧をかけたまま120℃、98%RH下に1000
時間保持しつつ、線間抵抗の変化を求めた。その結果、
実施例1と同様に良好な結果が得られた。Example 8 A copper polyimide substrate was manufactured in the same manner as in Example 1 except that a voltage of 80 volts was applied between both electrodes for 10 seconds to deposit a polyimide film on the copper foil surface. When the thickness of the obtained polyimide film was measured, it was 3 μm on average and was uniform. Using the obtained copper polyimide substrate, a wiring board having a line interval of 0.15 mm is formed by photolithography, and a voltage of 24 VDC is applied between the lines at 1000C under a temperature of 120 ° C and 98% RH.
While maintaining the time, the change in line resistance was determined. as a result,
Good results were obtained as in Example 1.
【0031】(比較例1)実施例1において、一度目の
ポリイミド電着後、再度の電着を行わなかった以外は実
施例1と同様な手順で銅ポリイミド基板を得た。得られ
た銅ポリイミド基板を用い、フォトリソグラフ法により
線間0.15mmの配線板を作成し、線間に直流24ボ
ルトの電圧をかけたまま120℃、98%RH下に10
00時間保持しつたところ、回路表面の一部に斑点状の
変色部分が確認され、かつ100時間後の抵抗値も10
12オームを大きく下回り十分な絶縁信頼性が得られてい
なかった。Comparative Example 1 A copper polyimide substrate was obtained in the same manner as in Example 1 except that the electrodeposition was not performed again after the first polyimide electrodeposition. Using the obtained copper polyimide substrate, a wiring board having a line width of 0.15 mm was prepared by photolithography, and a voltage of 24 VDC was applied between the lines at 120 ° C. and 98% RH.
After holding for 00 hours, a spot-like discolored portion was confirmed on a part of the circuit surface, and the resistance value after 100 hours was 10 minutes.
It was much less than 12 ohms and sufficient insulation reliability was not obtained.
【0032】(比較例2)実施例1において、不働体化
処理を40℃で120分間の熱処理で行い、それ以外の
熱処理を行わずに再度電着を行った以外は実施例1と同
様な手順で銅ポリイミド基板を得た。この銅ポリイミド
基板を検査したところ、ポリイミド樹脂膜の平均厚みは
平均7μmであったものの、一部20μmの部分があ
り、寸法精度を満足しないことから、この銅ポリイミド
基板は電子部品用基材として使用できないものであるこ
とがわかった。Comparative Example 2 The same procedure as in Example 1 was carried out except that the passivation treatment was carried out at 40 ° C. for 120 minutes and the electrodeposition was carried out again without any other heat treatment. A copper polyimide substrate was obtained by the procedure. When the copper polyimide substrate was inspected, the average thickness of the polyimide resin film was 7 μm on average, but there was a portion of 20 μm, which did not satisfy the dimensional accuracy. Therefore, this copper polyimide substrate was used as a substrate for electronic components. It turned out to be unusable.
【0033】(比較例3)実施例1において、不働体化
処理を420℃で2分間の熱処理で行った以外は実施例
1と同様な手順で銅ポリイミド基板を得た。得られた銅
ポリイミド基板は、熱処理によって変形し、寸法精度を
満足していないため、これを電子部品として用いること
はできないことがわかった。Comparative Example 3 A copper polyimide substrate was obtained in the same manner as in Example 1, except that the passivation treatment was performed by heat treatment at 420 ° C. for 2 minutes. Since the obtained copper polyimide substrate was deformed by the heat treatment and did not satisfy the dimensional accuracy, it was found that it could not be used as an electronic component.
【0034】[0034]
【発明の効果】以上述べたように本発明によれば、従来
困難であった薄膜で十分な絶縁信頼性を有するポリイミ
ド膜が電着によって形成することが可能となり、この方
法を用いることによって、高密度で品質に優れ、かつ安
価なFPC、TAB、CSP等の電子部品用の銅ポリイ
ミド基板を供給することが可能となる。As described above, according to the present invention, a polyimide film having sufficient insulation reliability can be formed by electrodeposition using a thin film which has been difficult in the past. It is possible to supply copper polyimide substrates for electronic components such as FPC, TAB, and CSP, which are high-density, excellent in quality, and inexpensive.
Claims (3)
着性ポリイミドを電着させて形成させるに際し、金属表
面に所望膜厚になるように電着性ポリイミドを電着さ
せ、次いでポリイミド樹脂皮膜を絶縁体化処理し、その
後、絶縁体化処理をして得たポリイミド樹脂皮膜上に電
着性ポリイミドを電着させるという工程を1組とし、こ
れを少なくとも1組行い、所望膜厚のポリイミド樹脂皮
膜を得るものであり、上記絶縁体化処理が、電着によっ
て形成されたポリイミド樹脂膜を50〜400℃の範囲
で熱処理することを特徴とする金属ポリイミド基板の製
造方法。When a metal polyimide substrate is formed by electrodepositing an electrodepositable polyimide on a metal surface, the electrodepositable polyimide is electrodeposited on the metal surface so as to have a desired thickness. Insulation treatment, and then, a step of electrodepositing an electrodepositable polyimide on the polyimide resin film obtained by the insulation treatment is considered as one set, and at least one set of the steps is performed. A method for producing a metal polyimide substrate, wherein a film is obtained, wherein the insulating treatment is performed by heat-treating the polyimide resin film formed by electrodeposition at a temperature in the range of 50 to 400C.
厚さ10μm以下で、実質的にピンホールを持たないポ
リイミド樹脂皮膜を有することを特徴とする金属ポリイ
ミド基板。2. A metal polyimide substrate having a polyimide resin film having a thickness of 10 μm or less and having substantially no pinholes produced by the method according to claim 1.
用いて作成されたことを特徴とする半導体実装用電子部
品。3. An electronic component for mounting a semiconductor, wherein the electronic component is manufactured using the metal polyimide substrate according to claim 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP35711198A JP2000178793A (en) | 1998-12-16 | 1998-12-16 | Manufacturing method of metal polyimide substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP35711198A JP2000178793A (en) | 1998-12-16 | 1998-12-16 | Manufacturing method of metal polyimide substrate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JP2000178793A true JP2000178793A (en) | 2000-06-27 |
Family
ID=18452445
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP35711198A Pending JP2000178793A (en) | 1998-12-16 | 1998-12-16 | Manufacturing method of metal polyimide substrate |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2000178793A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2004040604A1 (en) * | 2002-10-30 | 2004-05-13 | Mitsui Mining & Smelting Co.,Ltd. | Copper foil with dielectric layer for formation of capacitor layer, copper-clad laminate for formation of capacitor layer using such copper foil with dielectric layer, and method for producing such copper foil with dielectric layer for formation of capacitor layer |
| JP2007189199A (en) * | 2005-12-12 | 2007-07-26 | Tdk Corp | Capacitor and manufacturing method thereof |
| US9564270B2 (en) | 2013-12-27 | 2017-02-07 | Tdk Corporation | Thin film capacitor |
| US9620291B2 (en) | 2014-07-16 | 2017-04-11 | Tdk Corporation | Thin film capacitor |
| US9818539B2 (en) | 2014-10-15 | 2017-11-14 | Tdk Corporation | Thin film capacitor with improved resistance to dielectric breakdown |
| US10014113B2 (en) | 2015-10-15 | 2018-07-03 | Tdk Corporation | Electronic device sheet having insulation patch member on dielectric layer |
-
1998
- 1998-12-16 JP JP35711198A patent/JP2000178793A/en active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2004040604A1 (en) * | 2002-10-30 | 2004-05-13 | Mitsui Mining & Smelting Co.,Ltd. | Copper foil with dielectric layer for formation of capacitor layer, copper-clad laminate for formation of capacitor layer using such copper foil with dielectric layer, and method for producing such copper foil with dielectric layer for formation of capacitor layer |
| US7524552B2 (en) | 2002-10-30 | 2009-04-28 | Mitsui Mining And Smelting Co., Ltd. | Copper foil provided with dielectric layer for forming capacitor layer, copper clad laminate for formation of capacitor layer using such copper foil with dielectric layer, and method for manufacturing producing such copper foil with dielectric layer for formation of capacitor layer |
| JP2007189199A (en) * | 2005-12-12 | 2007-07-26 | Tdk Corp | Capacitor and manufacturing method thereof |
| US9564270B2 (en) | 2013-12-27 | 2017-02-07 | Tdk Corporation | Thin film capacitor |
| US9620291B2 (en) | 2014-07-16 | 2017-04-11 | Tdk Corporation | Thin film capacitor |
| US9818539B2 (en) | 2014-10-15 | 2017-11-14 | Tdk Corporation | Thin film capacitor with improved resistance to dielectric breakdown |
| US10014113B2 (en) | 2015-10-15 | 2018-07-03 | Tdk Corporation | Electronic device sheet having insulation patch member on dielectric layer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8409726B2 (en) | Printed circuit board with multiple metallic layers and method of manufacturing the same | |
| JP4000796B2 (en) | Via hole copper plating method | |
| US4717591A (en) | Prevention of mechanical and electronic failures in heat-treated structures | |
| JPH0255943B2 (en) | ||
| JP4959052B2 (en) | Improved method of forming conductive traces and printed circuit manufactured thereby | |
| CN1082770A (en) | Electronic devices with copper-semiconductor compound metallurgical materials | |
| EP0405369A2 (en) | Process for producing copperclad laminate | |
| US7416763B2 (en) | Process for forming metal layers | |
| JPH04213890A (en) | Method of modifying open in electronic circuit | |
| US4551210A (en) | Dendritic treatment of metallic surfaces for improving adhesive bonding | |
| KR100743512B1 (en) | Method of manufacturing surface-treated copper foil | |
| US5207889A (en) | Method of producing treated copper foil, products thereof and electrolyte useful in such method | |
| JP2000178793A (en) | Manufacturing method of metal polyimide substrate | |
| JPH09272994A (en) | Electrolytic copper foil for fine patterns | |
| JP2004006584A (en) | Manufacturing method of flexible printed wiring board and flexible printed wiring board obtained by the manufacturing method | |
| JPS62213077A (en) | Formation of conductive adhesion coupling | |
| US5038195A (en) | Composition and coating to prevent current induced electrochemical dendrite formation between conductors on dielectric substrate | |
| US5074969A (en) | Composition and coating to prevent current induced electrochemical dendrite formation between conductors on dielectric substrate | |
| JPH0722473A (en) | Continuous plating method | |
| WO2002098193A1 (en) | A method for applying thick copper on substrates | |
| JPH10195668A (en) | Method for manufacturing two-layer flexible substrate | |
| EP0130468B1 (en) | Protective coatings for conductors to prevent mechanical and electronic failures particularly during heat-treatment of their supporting structures | |
| JP2000212796A (en) | Electrodeposition method of polyimide resin film | |
| JP2734184B2 (en) | TAB tape carrier | |
| JPH07273466A (en) | Manufacturing method of multilayer-wiring board |