IL240911A0 - Data processing device and control method therefor - Google Patents
Data processing device and control method thereforInfo
- Publication number
- IL240911A0 IL240911A0 IL240911A IL24091115A IL240911A0 IL 240911 A0 IL240911 A0 IL 240911A0 IL 240911 A IL240911 A IL 240911A IL 24091115 A IL24091115 A IL 24091115A IL 240911 A0 IL240911 A0 IL 240911A0
- Authority
- IL
- Israel
- Prior art keywords
- data processing
- processing device
- control method
- method therefor
- therefor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17748—Structural details of configuration resources
- H03K19/1776—Structural details of configuration resources for memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
- H03K19/17744—Structural details of routing resources for input/output signals
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Computer Networks & Wireless Communication (AREA)
- Logic Circuits (AREA)
- Stored Programmes (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- General Physics & Mathematics (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013040536 | 2013-03-01 | ||
| PCT/JP2014/001129 WO2014132669A1 (en) | 2013-03-01 | 2014-03-03 | Data processing device and control method therefor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IL240911A0 true IL240911A0 (en) | 2015-10-29 |
Family
ID=51427943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IL240911A IL240911A0 (en) | 2013-03-01 | 2015-08-30 | Data processing device and control method therefor |
Country Status (11)
| Country | Link |
|---|---|
| US (3) | US9667256B2 (en) |
| EP (1) | EP2963824B1 (en) |
| JP (2) | JP6290855B2 (en) |
| KR (1) | KR20150127608A (en) |
| CN (1) | CN105027446B (en) |
| AU (1) | AU2014222148A1 (en) |
| CA (1) | CA2901062A1 (en) |
| EA (1) | EA201591613A1 (en) |
| IL (1) | IL240911A0 (en) |
| SG (1) | SG11201506674RA (en) |
| WO (1) | WO2014132669A1 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107478710A (en) * | 2017-09-14 | 2017-12-15 | 安徽理工大学 | One kind eliminates Hadamard ion mobility spectrometry baseline drift distortion methods |
| US11360930B2 (en) | 2017-12-19 | 2022-06-14 | Samsung Electronics Co., Ltd. | Neural processing accelerator |
| JP7080065B2 (en) * | 2018-02-08 | 2022-06-03 | 株式会社Screenホールディングス | Data processing methods, data processing equipment, data processing systems, and data processing programs |
| WO2021090711A1 (en) * | 2019-11-06 | 2021-05-14 | 太陽誘電株式会社 | Data processing device and information processing device |
| KR20220139304A (en) * | 2019-12-30 | 2022-10-14 | 스타 알리 인터내셔널 리미티드 | Processor for Configurable Parallel Computing |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5850564A (en) * | 1995-05-03 | 1998-12-15 | Btr, Inc, | Scalable multiple level tab oriented interconnect architecture |
| GB2305759A (en) * | 1995-09-30 | 1997-04-16 | Pilkington Micro Electronics | Semi-conductor integrated circuit |
| US5963050A (en) * | 1997-02-26 | 1999-10-05 | Xilinx, Inc. | Configurable logic element with fast feedback paths |
| US6020760A (en) | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
| US6678646B1 (en) * | 1999-12-14 | 2004-01-13 | Atmel Corporation | Method for implementing a physical design for a dynamically reconfigurable logic circuit |
| TWI234737B (en) * | 2001-05-24 | 2005-06-21 | Ip Flex Inc | Integrated circuit device |
| CN1526100A (en) * | 2001-07-12 | 2004-09-01 | IP�����ɷ�����˾ | integrated circuit device |
| KR100960518B1 (en) * | 2001-09-07 | 2010-06-03 | 후지제롯쿠스 가부시끼가이샤 | Data processing system and control method |
| EP1659486B1 (en) * | 2003-08-29 | 2019-04-17 | Fuji Xerox Co., Ltd. | Data processing device |
| WO2006011232A1 (en) * | 2004-07-30 | 2006-02-02 | Fujitsu Limited | Reconfigurable circuit and controlling method of reconfigurable circuit |
| US7779380B2 (en) * | 2004-10-28 | 2010-08-17 | Ipflex Inc. | Data processing apparatus including reconfigurable logic circuit |
| US7493426B2 (en) * | 2005-01-31 | 2009-02-17 | International Business Machines Corporation | Data communication method and apparatus utilizing programmable channels for allocation of buffer space and transaction control |
| US7268581B1 (en) | 2005-04-21 | 2007-09-11 | Xilinx, Inc. | FPGA with time-multiplexed interconnect |
| JP2007041796A (en) * | 2005-08-02 | 2007-02-15 | Mitsubishi Electric Corp | Code generator |
| US7486111B2 (en) | 2006-03-08 | 2009-02-03 | Tier Logic, Inc. | Programmable logic devices comprising time multiplexed programmable interconnect |
| WO2007149472A2 (en) | 2006-06-21 | 2007-12-27 | Element Cxi, Llc | Element controller for a resilient integrated circuit architecture |
| DE102006032650B3 (en) * | 2006-07-13 | 2007-09-06 | Technotrans Ag | Ink supplying device for printing press, has cylinder driving mechanism with cylinder chambers separated from one another, where each chamber has driving piston that is acted upon with hydraulic or pneumatic pressure |
| US8136076B2 (en) * | 2006-08-31 | 2012-03-13 | Fuji Xerox Co., Ltd. | Method and system for mounting circuit design on reconfigurable device |
| US7500023B2 (en) * | 2006-10-10 | 2009-03-03 | International Business Machines Corporation | Facilitating input/output processing by using transport control words to reduce input/output communications |
| JP5014899B2 (en) * | 2007-07-02 | 2012-08-29 | ルネサスエレクトロニクス株式会社 | Reconfigurable device |
| JP5251171B2 (en) | 2008-03-06 | 2013-07-31 | 富士通セミコンダクター株式会社 | Logic circuit device |
| DE102011121159A1 (en) * | 2011-12-15 | 2013-06-20 | Olympus Winter & Ibe Gmbh | Resectoscope with a shaft |
-
2014
- 2014-03-03 AU AU2014222148A patent/AU2014222148A1/en not_active Abandoned
- 2014-03-03 JP JP2015502791A patent/JP6290855B2/en not_active Expired - Fee Related
- 2014-03-03 CA CA2901062A patent/CA2901062A1/en not_active Abandoned
- 2014-03-03 EA EA201591613A patent/EA201591613A1/en unknown
- 2014-03-03 CN CN201480011702.8A patent/CN105027446B/en not_active Expired - Fee Related
- 2014-03-03 EP EP14756929.7A patent/EP2963824B1/en not_active Not-in-force
- 2014-03-03 US US14/771,570 patent/US9667256B2/en not_active Expired - Fee Related
- 2014-03-03 KR KR1020157024247A patent/KR20150127608A/en not_active Withdrawn
- 2014-03-03 WO PCT/JP2014/001129 patent/WO2014132669A1/en not_active Ceased
- 2014-03-03 SG SG11201506674RA patent/SG11201506674RA/en unknown
-
2015
- 2015-08-30 IL IL240911A patent/IL240911A0/en unknown
-
2017
- 2017-05-10 US US15/591,632 patent/US10009031B2/en active Active
- 2017-10-10 JP JP2017197078A patent/JP6656217B2/en active Active
-
2018
- 2018-06-11 US US16/004,975 patent/US20180294814A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| US20180294814A1 (en) | 2018-10-11 |
| EP2963824A4 (en) | 2016-10-19 |
| EP2963824A1 (en) | 2016-01-06 |
| US9667256B2 (en) | 2017-05-30 |
| CA2901062A1 (en) | 2014-09-04 |
| KR20150127608A (en) | 2015-11-17 |
| JPWO2014132669A1 (en) | 2017-02-02 |
| US10009031B2 (en) | 2018-06-26 |
| JP6290855B2 (en) | 2018-03-07 |
| EA201591613A1 (en) | 2016-05-31 |
| SG11201506674RA (en) | 2015-09-29 |
| CN105027446A (en) | 2015-11-04 |
| JP2018029377A (en) | 2018-02-22 |
| US20170257102A1 (en) | 2017-09-07 |
| JP6656217B2 (en) | 2020-03-04 |
| EP2963824B1 (en) | 2020-08-19 |
| WO2014132669A1 (en) | 2014-09-04 |
| AU2014222148A1 (en) | 2015-09-17 |
| US20160020771A1 (en) | 2016-01-21 |
| CN105027446B (en) | 2019-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SG11201600223UA (en) | Information processing device and method | |
| SG11201601366PA (en) | Information processing device and information processing method | |
| EP3051702A4 (en) | Data processing device and data processing method | |
| EP2990896A4 (en) | Information processing device, and information processing device control method and control program | |
| SG11201406379RA (en) | Data processing device and data processing method | |
| ZA201500535B (en) | Data processing device,and data processing method | |
| EP3073393A4 (en) | Data processing method and device | |
| EP3051704A4 (en) | Data processing device and data processing method | |
| EP3051703A4 (en) | Data processing device and data processing method | |
| EP3051705A4 (en) | Data processing device and data processing method | |
| EP2993790A4 (en) | Data processing device and data processing method | |
| EP2955639A4 (en) | Information processing device, and method and program therefor | |
| EP3051706A4 (en) | Data processing device and data processing method | |
| EP2960647A4 (en) | Data processing device and data processing method | |
| ZA201602806B (en) | Data processing device, and data processing method | |
| EP3048734A4 (en) | Data processing device and data processing method | |
| HUE038982T2 (en) | Data operating method and device | |
| EP3048735A4 (en) | Data processing device and data processing method | |
| EP2993794A4 (en) | Data processing device and data processing method | |
| EP3051707A4 (en) | Data processing device and data processing method | |
| GB201604237D0 (en) | Information processing device, control method therefor and computer program | |
| EP2993792A4 (en) | Data processing device and data processing method | |
| ZA201507470B (en) | Data processing device and data processing method | |
| ZA201504848B (en) | Data processing device and data processing method | |
| PT3078932T (en) | Data processing method and data processing device |