[go: up one dir, main page]

GB2576282B - Hardware unit for performing matrix multiplication with clock gating - Google Patents

Hardware unit for performing matrix multiplication with clock gating Download PDF

Info

Publication number
GB2576282B
GB2576282B GB1916780.8A GB201916780A GB2576282B GB 2576282 B GB2576282 B GB 2576282B GB 201916780 A GB201916780 A GB 201916780A GB 2576282 B GB2576282 B GB 2576282B
Authority
GB
United Kingdom
Prior art keywords
hardware unit
matrix multiplication
clock gating
performing matrix
gating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
GB1916780.8A
Other versions
GB201916780D0 (en
GB2576282A (en
Inventor
Martin Chris
Pulimeno Azzurra
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Imagination Technologies Ltd
Original Assignee
Imagination Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Imagination Technologies Ltd filed Critical Imagination Technologies Ltd
Priority to GB1916780.8A priority Critical patent/GB2576282B/en
Priority to GB2012011.9A priority patent/GB2584228B/en
Priority claimed from GB201718296A external-priority patent/GB2568085B/en
Publication of GB201916780D0 publication Critical patent/GB201916780D0/en
Publication of GB2576282A publication Critical patent/GB2576282A/en
Application granted granted Critical
Publication of GB2576282B publication Critical patent/GB2576282B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Complex Calculations (AREA)
GB1916780.8A 2017-11-03 2017-11-03 Hardware unit for performing matrix multiplication with clock gating Active GB2576282B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GB1916780.8A GB2576282B (en) 2017-11-03 2017-11-03 Hardware unit for performing matrix multiplication with clock gating
GB2012011.9A GB2584228B (en) 2017-11-03 2017-11-03 Hardware unit for performing matrix multiplication with clock gating

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB201718296A GB2568085B (en) 2017-11-03 2017-11-03 Hardware unit for performing matrix multiplication with clock gating
GB1916780.8A GB2576282B (en) 2017-11-03 2017-11-03 Hardware unit for performing matrix multiplication with clock gating

Publications (3)

Publication Number Publication Date
GB201916780D0 GB201916780D0 (en) 2020-01-01
GB2576282A GB2576282A (en) 2020-02-12
GB2576282B true GB2576282B (en) 2020-09-16

Family

ID=69063411

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1916780.8A Active GB2576282B (en) 2017-11-03 2017-11-03 Hardware unit for performing matrix multiplication with clock gating

Country Status (1)

Country Link
GB (1) GB2576282B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799183A (en) * 1985-10-24 1989-01-17 Hitachi Ltd. Vector multiplier having parallel carry save adder trees
US20120287989A1 (en) * 2011-05-13 2012-11-15 Madhukar Budagavi Inverse Transformation Using Pruning For Video Coding
US20130138711A1 (en) * 2011-11-29 2013-05-30 Junji Sugisawa Shared integer, floating point, polynomial, and vector multiplier
US20140365548A1 (en) * 2013-06-11 2014-12-11 Analog Devices Technology Vector matrix product accelerator for microprocessor integration

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799183A (en) * 1985-10-24 1989-01-17 Hitachi Ltd. Vector multiplier having parallel carry save adder trees
US20120287989A1 (en) * 2011-05-13 2012-11-15 Madhukar Budagavi Inverse Transformation Using Pruning For Video Coding
US20130138711A1 (en) * 2011-11-29 2013-05-30 Junji Sugisawa Shared integer, floating point, polynomial, and vector multiplier
US20140365548A1 (en) * 2013-06-11 2014-12-11 Analog Devices Technology Vector matrix product accelerator for microprocessor integration

Also Published As

Publication number Publication date
GB201916780D0 (en) 2020-01-01
GB2576282A (en) 2020-02-12

Similar Documents

Publication Publication Date Title
GB2568085B (en) Hardware unit for performing matrix multiplication with clock gating
GB2576289B (en) Cryptographic key-generation with application to data deduplication
EP3360283C0 (en) Distributed transactions with token-associated execution
GB2540948B (en) Apparatus with reduced hardware register set
EP3832499C0 (en) Matrix computing device
PL3697887T3 (en) Perfusion methods
SG11201608958TA (en) Workload automation and data lineage analysis
GB2560257B (en) Unified multiply unit
GB2548908B (en) Complex multiply instruction
IL255046A0 (en) Biosequence-based approach to analyzing binaries
GB2569270B (en) Parallel computing
EP3195319A4 (en) Clock gated flip-flop
IL239880B (en) Simplified montgomery multiplication
GB201614780D0 (en) Modularizable register
IL257293A (en) Back frame
EP3612738A4 (en) Slide-in fastener for use in cabinet assembly
EP3293418A4 (en) Back knocking mechanism and knocking method therefor
HUE050331T2 (en) Generate clock gating enable
GB201420952D0 (en) Head unit with interchangeble functional bezel
HUE039444T2 (en) Doorleaf with panel and panel kit for such a doorleaf
GB2576282B (en) Hardware unit for performing matrix multiplication with clock gating
GB2591713B (en) Hardware unit for performing matrix multiplication with clock gating
GB2584228B (en) Hardware unit for performing matrix multiplication with clock gating
IL254862B (en) Preparations for remodeling the intercellular matrix and their use
LT3120735T (en) Shelving unit with adjustable mounting of the back panels

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)

Free format text: REGISTERED BETWEEN 20240822 AND 20240828