[go: up one dir, main page]

GB2498241B - Operating a frequency synthesizer - Google Patents

Operating a frequency synthesizer

Info

Publication number
GB2498241B
GB2498241B GB1218381.0A GB201218381A GB2498241B GB 2498241 B GB2498241 B GB 2498241B GB 201218381 A GB201218381 A GB 201218381A GB 2498241 B GB2498241 B GB 2498241B
Authority
GB
United Kingdom
Prior art keywords
coarse
frequency
fine
signal
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB1218381.0A
Other versions
GB2498241A (en
GB201218381D0 (en
Inventor
Ari Vilander
Liangge Xu
Jouni Kristian Kaukovuori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Mobile Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/277,305 external-priority patent/US8666012B2/en
Application filed by Renesas Mobile Corp filed Critical Renesas Mobile Corp
Priority to PCT/IB2012/055697 priority Critical patent/WO2013057691A2/en
Publication of GB201218381D0 publication Critical patent/GB201218381D0/en
Publication of GB2498241A publication Critical patent/GB2498241A/en
Application granted granted Critical
Publication of GB2498241B publication Critical patent/GB2498241B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/10Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/113Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50All digital phase-locked loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

A two-loop frequency synthesizer (PLL) is disclosed having a short locking time particularly suitable for use in a radio transceiver employing multiple carriers, e.g. a TD-LTE transceiver. A controller receives the values of a first control signal 6 associated with a fine frequency feedback loop and a second control signal 4 associated with a medium or coarse frequency feedback loop. The controller monitors the fine signal and adjusts the coarse signal based on the monitored signal. The synthesiser initially operates in a coarse tuning mode to make the frequency of oscillator 2 approach the desired frequency, and then in a fine tuning mode to achieve phase lock. If the required frequency is changed, the coarse control value is stored in memory 46 and the process is repeated. If the system is then required to return to the original frequency, the coarse control value in memory 46 is provided to the oscillator and the first step of coarse tuning may be avoided, thus providing a substantially reduced lock-in time. If the fine control signal goes out of range, both the coarse and fine values may be adjusted to maintain lock.
GB1218381.0A 2011-10-20 2012-10-12 Operating a frequency synthesizer Expired - Fee Related GB2498241B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/IB2012/055697 WO2013057691A2 (en) 2011-10-20 2012-10-18 Operating a frequency synthesizer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/277,305 US8666012B2 (en) 2011-10-20 2011-10-20 Operating a frequency synthesizer
GBGB1118128.6A GB201118128D0 (en) 2011-10-20 2011-10-20 Operating a frequency synthesizer

Publications (3)

Publication Number Publication Date
GB201218381D0 GB201218381D0 (en) 2012-11-28
GB2498241A GB2498241A (en) 2013-07-10
GB2498241B true GB2498241B (en) 2013-12-25

Family

ID=47324713

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1218381.0A Expired - Fee Related GB2498241B (en) 2011-10-20 2012-10-12 Operating a frequency synthesizer

Country Status (1)

Country Link
GB (1) GB2498241B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2567463B (en) * 2017-10-12 2022-08-24 Communications Audit Uk Ltd Phase locked loop circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7180377B1 (en) * 2005-01-18 2007-02-20 Silicon Clocks Inc. Method and apparatus for a hybrid phase lock loop frequency synthesizer
US20070146083A1 (en) * 2003-05-02 2007-06-28 Jerrell Hein Calibration of oscillator devices
US20100060366A1 (en) * 2008-09-05 2010-03-11 Yi-Lung Chen Two-step vco calibration method
US7969248B1 (en) * 2009-07-30 2011-06-28 Lattice Semiconductor Corporation Oscillator tuning for phase-locked loop circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070146083A1 (en) * 2003-05-02 2007-06-28 Jerrell Hein Calibration of oscillator devices
US7180377B1 (en) * 2005-01-18 2007-02-20 Silicon Clocks Inc. Method and apparatus for a hybrid phase lock loop frequency synthesizer
US20100060366A1 (en) * 2008-09-05 2010-03-11 Yi-Lung Chen Two-step vco calibration method
US7969248B1 (en) * 2009-07-30 2011-06-28 Lattice Semiconductor Corporation Oscillator tuning for phase-locked loop circuit

Also Published As

Publication number Publication date
GB2498241A (en) 2013-07-10
GB201218381D0 (en) 2012-11-28

Similar Documents

Publication Publication Date Title
JP5420641B2 (en) System and method for controlling power consumption in a digital phase locked loop (DPLL)
EP2681966B1 (en) Methods and devices for multiple-mode radio frequency synthesizers
US20090231046A1 (en) Low spur phase-locked loop architecture
WO2010092491A3 (en) Integrated circuit comprising frequency generation circuitry for controlling a frequency source
TW200515707A (en) Frequency synthesizer using wide-band voltage controlled oscillator and fast adaptive frequency calibration method
US11356108B2 (en) Frequency generator and associated method
TW200735537A (en) Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same
TW200701649A (en) Phase locked loop circuit and method of locking a phase
GB2561700A (en) Method and apparatus for detecting a touch on a device
US9240794B2 (en) Apparatus and methods for phase-locked loop startup operation
TW200610276A (en) Jitter-resistive delay lock loop circuit for locking delayed clock and method thereof
TW200701646A (en) Phase lock loop and operation method thereof
WO2007137094A3 (en) A multi-mode vco for direct fm systems
GB2498241B (en) Operating a frequency synthesizer
TW200709571A (en) Fractional frequency synthesizer and phase-locked loop utilizing fractional frequency synthesizer and method thereof
ATE365397T1 (en) DUAL ACCESS MODULATOR WITH A FREQUENCY SYNTHESIZER
US10270487B2 (en) Frequency generator and associated method
CN202435384U (en) Fast phase-locked synthesizer based on voltage presetting technology
MY193944A (en) Systems and methods for switching reference crystal oscillators for a transceiver of a wireless device
ATE409366T1 (en) PLL SYNTHESIZER WITH IMPROVED VCO PRE-TUNING
WO2007037991A3 (en) Tri-stating a phase locked loop to conserve power
WO2007030358A3 (en) Rf synthesizer and rf transmitter or receiver incorporating the synthesizer
TW200616340A (en) Phase lock loop and control method thereof
US12149252B2 (en) Delta-sigma modulator with modified quantization error shaping
TW200705814A (en) Phase lock loop, method and apparatus for fixed output frequency of phase lock loop thereof

Legal Events

Date Code Title Description
732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)

Free format text: REGISTERED BETWEEN 20140102 AND 20140108

732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)

Free format text: REGISTERED BETWEEN 20140109 AND 20140115

PCNP Patent ceased through non-payment of renewal fee

Effective date: 20161012