GB2396759A - Clock noise reduction method and apparatus - Google Patents
Clock noise reduction method and apparatus Download PDFInfo
- Publication number
- GB2396759A GB2396759A GB0325380A GB0325380A GB2396759A GB 2396759 A GB2396759 A GB 2396759A GB 0325380 A GB0325380 A GB 0325380A GB 0325380 A GB0325380 A GB 0325380A GB 2396759 A GB2396759 A GB 2396759A
- Authority
- GB
- United Kingdom
- Prior art keywords
- clock signal
- charge
- circuit
- noise reduction
- noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
- H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Nonlinear Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Abstract
A circuit for reducing the noise associated with a clock signal for a flip-flop based circuit has been developed. The circuit includes a charge control portion that stores charge at a pre-determined time of the clock cycle and a dump control portion that releases the stored current also at a pre-determined time of the clock cycle. The charge is released onto the power grid of the system served by the clock signal. A method of reducing the noise of a clock signal distribution system for a flip-flop based circuit has been developed. The method first inputs a synchronized clock signal into a noise reduction circuit. The noise reduction circuit then begins to store charge upon receipt of the signal. Finally, the noise reduction circuit dumps the charge onto the system power grid at an appropriate time in conjunction with the clock signal.
Description
GB 2396759 A continuation (74) Agent and/or Address for Service: D Young &
Co 21 New Fetter Lane, LONDON, EC4A 1 DA, United Kingdom
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/846,757 US6429722B1 (en) | 2001-05-01 | 2001-05-01 | Clock noise reduction method |
| US09/847,495 US6462604B1 (en) | 2001-05-02 | 2001-05-02 | Clock noise reduction apparatus |
| PCT/US2002/013523 WO2002091577A2 (en) | 2001-05-01 | 2002-04-30 | Clock noise reduction method and apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| GB0325380D0 GB0325380D0 (en) | 2003-12-03 |
| GB2396759A true GB2396759A (en) | 2004-06-30 |
Family
ID=27126667
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB0325380A Withdrawn GB2396759A (en) | 2001-05-01 | 2002-04-30 | Clock noise reduction method and apparatus |
Country Status (4)
| Country | Link |
|---|---|
| KR (1) | KR20040007520A (en) |
| AU (1) | AU2002303544A1 (en) |
| GB (1) | GB2396759A (en) |
| WO (1) | WO2002091577A2 (en) |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4752703A (en) * | 1987-04-23 | 1988-06-21 | Industrial Technology Research Institute | Current source polarity switching circuit |
| US5198699A (en) * | 1988-09-09 | 1993-03-30 | Texas Instruments Incorporated | Capacitor-driven signal transmission circuit |
| JP3608361B2 (en) * | 1997-12-26 | 2005-01-12 | 株式会社日立製作所 | Low noise semiconductor integrated circuit device |
| JP3878320B2 (en) * | 1998-03-25 | 2007-02-07 | 株式会社ルネサステクノロジ | Output circuit, pulse width modulation circuit, and semiconductor integrated circuit |
| JP2997241B1 (en) * | 1998-07-17 | 2000-01-11 | 株式会社半導体理工学研究センター | Low switching noise logic circuit |
| US6388503B1 (en) * | 2000-09-28 | 2002-05-14 | Intel Corporation | Output buffer with charge-pumped noise cancellation |
-
2002
- 2002-04-30 KR KR10-2003-7014177A patent/KR20040007520A/en not_active Ceased
- 2002-04-30 WO PCT/US2002/013523 patent/WO2002091577A2/en not_active Ceased
- 2002-04-30 GB GB0325380A patent/GB2396759A/en not_active Withdrawn
- 2002-04-30 AU AU2002303544A patent/AU2002303544A1/en not_active Abandoned
Non-Patent Citations (1)
| Title |
|---|
| Not yet advised * |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2002091577A3 (en) | 2004-04-08 |
| GB0325380D0 (en) | 2003-12-03 |
| AU2002303544A1 (en) | 2002-11-18 |
| WO2002091577A8 (en) | 2003-04-10 |
| KR20040007520A (en) | 2004-01-24 |
| WO2002091577A2 (en) | 2002-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU7735196A (en) | In vitro chondrogenic induction of human mesenchymal stem cells | |
| AU1785100A (en) | Model and method for using an interactive rational agent, multiagent server and system implementing same | |
| JPS5289420A (en) | Processing method for color television signal | |
| EP0689111A3 (en) | Electronic timepiece with an alarm and method for setting the alarm time | |
| HK1041538A1 (en) | Ticket tracking and refunding system and method | |
| GB2407814A (en) | Clopidogrel | |
| AU8910698A (en) | Alkali metal hybrid spin-exchange optical pumping | |
| AU1870395A (en) | A method of power conservation | |
| EP0883291A3 (en) | Frame synchronizing device and method therefor | |
| AU2476692A (en) | Metal hydride compositions and methods | |
| GB2396759A (en) | Clock noise reduction method and apparatus | |
| JPS5383427A (en) | Terminal control system | |
| ES2133115A1 (en) | Device for reproducing or synthetising odors or aromas | |
| GB2393340A (en) | Clock induced supply noise reduction method and apparatus for a latch based circuit | |
| TW428135B (en) | Method and apparatus for interlocking a broadcast message on a bus | |
| GB2370636A (en) | Screen for axon viability | |
| GB2318936B (en) | Clock generation apparatus and method. | |
| EP0654779A3 (en) | Multimedia system for the control and generation of music and animation in real time. | |
| AU1210897A (en) | Generation method and usage of logic models, apparatus for the methods and data structure | |
| AU7329400A (en) | Method and system for music video generation | |
| JPS545373A (en) | Projection-type cathode-ray tube | |
| JPS51114732A (en) | Gravity-type automatically opening and closing damper | |
| JPS5390641A (en) | Heat supplying and circulating system | |
| JPS53149136A (en) | Corrosion preventing method for buried metal product | |
| QU et al. | Thought on Environmental Issues Arose during the Processes of Urbanization in Southern Jiangsu |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |