[go: up one dir, main page]

GB2238681B - A level converter - Google Patents

A level converter

Info

Publication number
GB2238681B
GB2238681B GB9004352A GB9004352A GB2238681B GB 2238681 B GB2238681 B GB 2238681B GB 9004352 A GB9004352 A GB 9004352A GB 9004352 A GB9004352 A GB 9004352A GB 2238681 B GB2238681 B GB 2238681B
Authority
GB
United Kingdom
Prior art keywords
level converter
converter
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9004352A
Other versions
GB9004352D0 (en
GB2238681A (en
Inventor
Yong-Bo Park
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of GB9004352D0 publication Critical patent/GB9004352D0/en
Publication of GB2238681A publication Critical patent/GB2238681A/en
Application granted granted Critical
Publication of GB2238681B publication Critical patent/GB2238681B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408Address circuits
    • G11C11/4082Address Buffers; level conversion circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01Modifications for accelerating switching
    • H03K19/017Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
GB9004352A 1989-10-26 1990-02-27 A level converter Expired - Fee Related GB2238681B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890015443A KR920006251B1 (en) 1989-10-26 1989-10-26 Level converter

Publications (3)

Publication Number Publication Date
GB9004352D0 GB9004352D0 (en) 1990-04-25
GB2238681A GB2238681A (en) 1991-06-05
GB2238681B true GB2238681B (en) 1994-03-23

Family

ID=19291059

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9004352A Expired - Fee Related GB2238681B (en) 1989-10-26 1990-02-27 A level converter

Country Status (5)

Country Link
JP (1) JPH03147419A (en)
KR (1) KR920006251B1 (en)
DE (1) DE4006144A1 (en)
FR (1) FR2653951B1 (en)
GB (1) GB2238681B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4127212A1 (en) * 1991-08-16 1993-02-18 Licentia Gmbh CIRCUIT ARRANGEMENT FOR LEVEL CONVERSION
KR940005509B1 (en) * 1992-02-14 1994-06-20 삼성전자 주식회사 Step-up control circuit and its output buffer circuit
JP3038094B2 (en) * 1992-12-24 2000-05-08 三菱電機株式会社 Output circuit of semiconductor integrated circuit device
DE102007005403A1 (en) 2007-02-03 2008-08-07 Man Roland Druckmaschinen Ag Sheet-separating suction device for feeder of sheet printing press, has drive device including stroke length adjusting device for fixing suction position by adjustment of length of stroke of cup along vertical running path
DE202010003265U1 (en) 2010-03-08 2010-05-27 Manroland Ag suction head
DE202011001879U1 (en) 2010-12-16 2011-03-24 Manroland Ag suction device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4258272A (en) * 1979-03-19 1981-03-24 National Semiconductor Corporation TTL to CMOS input buffer circuit
EP0220833A2 (en) * 1985-09-24 1987-05-06 Kabushiki Kaisha Toshiba Level conversion circuit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5873233A (en) * 1981-10-28 1983-05-02 Nec Corp Semiconductor integrated circuit
JPS58184821A (en) * 1982-03-31 1983-10-28 Fujitsu Ltd Boosting circuit
US4501978A (en) * 1982-11-24 1985-02-26 Rca Corporation Level shift interface circuit
JPS6162230A (en) * 1984-09-04 1986-03-31 Seiko Epson Corp interface circuit
US4593212A (en) * 1984-12-28 1986-06-03 Motorola, Inc. TTL to CMOS input buffer
JPS61170125A (en) * 1985-01-23 1986-07-31 Oki Electric Ind Co Ltd Output circuit
JPS6213120A (en) * 1985-07-10 1987-01-21 Mitsubishi Electric Corp semiconductor equipment
US4689505A (en) * 1986-11-13 1987-08-25 Microelectronics And Computer Technology Corporation High speed bootstrapped CMOS driver

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4258272A (en) * 1979-03-19 1981-03-24 National Semiconductor Corporation TTL to CMOS input buffer circuit
EP0220833A2 (en) * 1985-09-24 1987-05-06 Kabushiki Kaisha Toshiba Level conversion circuit

Also Published As

Publication number Publication date
GB9004352D0 (en) 1990-04-25
KR910008842A (en) 1991-05-31
FR2653951B1 (en) 1992-02-14
FR2653951A1 (en) 1991-05-03
DE4006144A1 (en) 1991-05-23
GB2238681A (en) 1991-06-05
DE4006144C2 (en) 1992-03-05
JPH03147419A (en) 1991-06-24
KR920006251B1 (en) 1992-08-01

Similar Documents

Publication Publication Date Title
EP0353508A3 (en) Ecl-mos converter
EP0416323A3 (en) Signal level converter
EP0466145A3 (en) D/a converter
AU108186S (en) A can
EP0526913A3 (en) Subrange-type a/d converter
EP0420462A3 (en) A catalytic converter
EP0451365A3 (en) Level converter
EP0460651A3 (en) D/a converter
GB2238681B (en) A level converter
EP0419942A3 (en) Frequency-digital converter
GB8921956D0 (en) A catalytic converter
GB8900840D0 (en) A/d converter
GB2233309B (en) A hoist
ZA902496B (en) A carrying-handle attachment
GB8929254D0 (en) A structure
GB8915913D0 (en) A retaining attachment
GB8921957D0 (en) A catalytic converter
GB2234797B (en) A fixing
AU109332S (en) A mixer-tap
AU109424S (en) A gamesboard
AU108190S (en) A baby-bed
GB8905097D0 (en) A land-mine
AU104097S (en) A gamesboard
PL271561A1 (en) Angular-speed-to-constant-voltage converter
PL271615A1 (en) Angular-speed-to-constant-voltage converter

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19950227

728V Application for restoration filed (sect. 28/1977)
728Y Application for restoration allowed (sect. 28/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20070227