[go: up one dir, main page]

GB2008293A - Data Processing System with Read Operation Splitting - Google Patents

Data Processing System with Read Operation Splitting

Info

Publication number
GB2008293A
GB2008293A GB7841841A GB7841841A GB2008293A GB 2008293 A GB2008293 A GB 2008293A GB 7841841 A GB7841841 A GB 7841841A GB 7841841 A GB7841841 A GB 7841841A GB 2008293 A GB2008293 A GB 2008293A
Authority
GB
United Kingdom
Prior art keywords
data
interconnection
command
control
processing system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB7841841A
Other versions
GB2008293B (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of GB2008293A publication Critical patent/GB2008293A/en
Application granted granted Critical
Publication of GB2008293B publication Critical patent/GB2008293B/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)

Abstract

A digital data processing system includes an interconnection connected to the various elements each called a nexus, that constitute the system. For one element 32A to communicate with another element 32B, the one element, as a commanding nexus, seeks control of the interconnection and then transmits a command and address of a storage location in the other element when it receives control of the interconnection; the other element sends to the one element a confirmation signal in response to receipt of the command and address. Control is then relinquished unless the one element is to send data to the other element whereupon the data is sent immediately. If data is to be retrieved, the other element retrieves the data, requests control of the interconnection and, when it receives control, transmits the data onto the interconnection with an identification of the one element which was included in the command transmitted by the one element and has been temporarily stored in the second element. The one element then retrieves the data from the interconnection when it recognizes its own identification. If the other element is a memory element, it also contains a storage file for storing commands and data if it already is operating in response to another element command. <IMAGE>
GB7841841A 1977-10-25 1978-10-25 Data processing system with read operation splitting Expired GB2008293B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US84541177A 1977-10-25 1977-10-25

Publications (2)

Publication Number Publication Date
GB2008293A true GB2008293A (en) 1979-05-31
GB2008293B GB2008293B (en) 1982-05-06

Family

ID=25295177

Family Applications (1)

Application Number Title Priority Date Filing Date
GB7841841A Expired GB2008293B (en) 1977-10-25 1978-10-25 Data processing system with read operation splitting

Country Status (5)

Country Link
JP (1) JPS6035698B2 (en)
CA (1) CA1114517A (en)
DE (1) DE2846488A1 (en)
FR (1) FR2407522B1 (en)
GB (1) GB2008293B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0036766A1 (en) * 1980-03-21 1981-09-30 Concurrent Processing Systems Proprietary Limited Computer system and interface therefor

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES489424A0 (en) * 1979-03-12 1981-02-16 Digital Equipment Corp IMPROVEMENTS INTRODUCED INTO AN INFORMATION DATA PROCESSING DEVICE.
FR2474199B1 (en) * 1980-01-21 1986-05-16 Bull Sa DEVICE FOR OVERLAPPING SUCCESSIVE PHASES OF INFORMATION TRANSFER BETWEEN SEVERAL UNITS OF AN INFORMATION PROCESSING SYSTEM
US4345309A (en) * 1980-01-28 1982-08-17 Digital Equipment Corporation Relating to cached multiprocessor system with pipeline timing
NL8002346A (en) * 1980-04-23 1981-11-16 Philips Nv MULTI DATA SOURCE AND DATA RECEIVER SYSTEM WITH COMMUNICATION BUS.
US4476527A (en) * 1981-12-10 1984-10-09 Data General Corporation Synchronous data bus with automatically variable data rate

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3614741A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with instruction addresses identifying one of a plurality of registers including the program counter
US3614740A (en) * 1970-03-23 1971-10-19 Digital Equipment Corp Data processing system with circuits for transferring between operating routines, interruption routines and subroutines
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
US3997896A (en) * 1975-06-30 1976-12-14 Honeywell Information Systems, Inc. Data processing system providing split bus cycle operation
US4041472A (en) * 1976-04-29 1977-08-09 Ncr Corporation Data processing internal communications system having plural time-shared intercommunication buses and inter-bus communication means

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0036766A1 (en) * 1980-03-21 1981-09-30 Concurrent Processing Systems Proprietary Limited Computer system and interface therefor

Also Published As

Publication number Publication date
JPS5484940A (en) 1979-07-06
GB2008293B (en) 1982-05-06
JPS6035698B2 (en) 1985-08-16
CA1114517A (en) 1981-12-15
FR2407522B1 (en) 1989-03-31
DE2846488A1 (en) 1979-05-03
FR2407522A1 (en) 1979-05-25

Similar Documents

Publication Publication Date Title
KR880006619A (en) IC card with false record exclusion function
KR910001555A (en) Data processor
GB2008293A (en) Data Processing System with Read Operation Splitting
GB2007890A (en) A data processing system incorporating a bus
ES433887A1 (en) A tracking device for a data processing system. (Machine-translation by Google Translate, not legally binding)
JPS5936773B2 (en) Local burst transfer control method
JPS57103530A (en) Channel controlling system
JPS5475231A (en) Buffer memory control system
JP2944193B2 (en) Data receiving device
JPS6218064B2 (en)
JPH05120060A (en) Fault data extraction system
JPS57133793A (en) Scanning circuit
JPS56110127A (en) Data transfer control system
JPS57147746A (en) Communication control device
JPS57101970A (en) Image processing device
GB2008817A (en) Data processing system including a cache store
JPS57137956A (en) Read overrun relief and control system
JPS6236268B2 (en)
JPS5487437A (en) Memory dump processing system by way of channel
JPS607803B2 (en) Program creation device
JPH06161948A (en) Data transfer device
JPS5588115A (en) Input-output subsystem
JPS55143634A (en) Connector among electronic computers
KR850002189A (en) controller
JPH0437451B2 (en)

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Effective date: 19981024

732E Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977)