GB1427084A - Asynchronous digital multiplexer - Google Patents
Asynchronous digital multiplexerInfo
- Publication number
- GB1427084A GB1427084A GB3560673A GB3560673A GB1427084A GB 1427084 A GB1427084 A GB 1427084A GB 3560673 A GB3560673 A GB 3560673A GB 3560673 A GB3560673 A GB 3560673A GB 1427084 A GB1427084 A GB 1427084A
- Authority
- GB
- United Kingdom
- Prior art keywords
- pulse
- read out
- bit
- stuffing
- pulses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005540 biological transmission Effects 0.000 abstract 1
- 230000003111 delayed effect Effects 0.000 abstract 1
- 230000011664 signaling Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/073—Bit stuffing, e.g. PDH
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
1427084 Multiplex pulse code signalling STANDARD TELEPHONES & CABLES Ltd 26 July 1973 35606/73 Heading H4L In a multiplex digital data transmission system, incoming data received at interface 2 is written into an 8-bit store 3 under the control of clock pulses W derived from the data stream and is read out at a higher rate under the control of basic clock signals R modified for stuffing purposes by an inhibit gate 4 to provide read out pulses SR. Pulses SR and W are compared in phase at 5 and when they tend to coincide a trigger pulse is generated and supplied to a stuff store 6 which holes an instruction to stuff until it is enabled by a pulse SS, whereby the gate 4 is caused to block one pulse R. By this means the read out is delayed by one bit period and the duration of the previous bit is extended to cover two successive bit periods, a signal at 7 indicating that stuffing has taken place. Each frame is divided into four subframes, Fig. 2 (not shown) and certain time slots in subframes 2, 3 and 4 are used to transmit stuffing information and others in subframe are used for frame synchronization.
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB3560673A GB1427084A (en) | 1973-07-26 | 1973-07-26 | Asynchronous digital multiplexer |
| DE19742434869 DE2434869A1 (en) | 1973-07-26 | 1974-07-19 | DIGITAL DATA MULTIPLEXER IN PLUG TECHNOLOGY |
| FR7425990A FR2246129B1 (en) | 1973-07-26 | 1974-07-26 | |
| ES428643A ES428643A1 (en) | 1973-07-26 | 1974-07-26 | Asynchronous digital multiplexer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB3560673A GB1427084A (en) | 1973-07-26 | 1973-07-26 | Asynchronous digital multiplexer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1427084A true GB1427084A (en) | 1976-03-03 |
Family
ID=10379591
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB3560673A Expired GB1427084A (en) | 1973-07-26 | 1973-07-26 | Asynchronous digital multiplexer |
Country Status (4)
| Country | Link |
|---|---|
| DE (1) | DE2434869A1 (en) |
| ES (1) | ES428643A1 (en) |
| FR (1) | FR2246129B1 (en) |
| GB (1) | GB1427084A (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5923660B2 (en) * | 1979-02-19 | 1984-06-04 | 株式会社日立製作所 | Digital signal transmission method |
| DE2922338C2 (en) * | 1979-06-01 | 1982-10-07 | Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt | Line termination device for broadband transmission links |
| FR2594277B1 (en) * | 1986-02-13 | 1993-04-23 | Houdoin Thierry | DOUBLE LOOP PACKET SYNCHRONIZATION WITH PHASE LOCK |
| CN114489233B (en) * | 2022-01-24 | 2024-06-11 | 上海华力集成电路制造有限公司 | Phase-adjustable arbitrary waveform generator |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SE349716B (en) * | 1971-02-05 | 1972-10-02 | Ericsson Telefon Ab L M |
-
1973
- 1973-07-26 GB GB3560673A patent/GB1427084A/en not_active Expired
-
1974
- 1974-07-19 DE DE19742434869 patent/DE2434869A1/en not_active Withdrawn
- 1974-07-26 ES ES428643A patent/ES428643A1/en not_active Expired
- 1974-07-26 FR FR7425990A patent/FR2246129B1/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE2434869A1 (en) | 1975-07-03 |
| FR2246129A1 (en) | 1975-04-25 |
| ES428643A1 (en) | 1977-01-01 |
| FR2246129B1 (en) | 1978-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1356970A (en) | Method of and apparatus for enciphering information by time- interchange of information elements | |
| GB1431585A (en) | Time division multiplier system | |
| FR2296322A1 (en) | DIGITAL DATA DETECTION SYSTEM TRANSMITTED BY MODULATION OF A CARRIER | |
| GB891918A (en) | Multiplex pulse code modulation system | |
| CA1012614A (en) | Timing technique for nrz data signals | |
| GB1282318A (en) | Dsi control systems | |
| GB1501283A (en) | Digital multiplexing device | |
| GB1471419A (en) | Signal conversion system | |
| GB1252555A (en) | ||
| GB1427084A (en) | Asynchronous digital multiplexer | |
| GB1122342A (en) | Data signalling system | |
| GB1402176A (en) | Computer interface coding and decoding apparatus | |
| GB1447241A (en) | Data signal switching apparatus | |
| GB1267625A (en) | A multiplexer | |
| GB1374043A (en) | Pulse code modulation transmission system | |
| GB1377583A (en) | Communication systems | |
| GB996433A (en) | Data transmission systems | |
| GB1263959A (en) | Improvements in or relating to data transmission | |
| GB1156104A (en) | Frame Synchronising Circuit for a Time Division Multiplex Communication System. | |
| GB1268959A (en) | A network for the transmission of pcm signals | |
| GB1176510A (en) | Improvements in or relating to electrical time division communication systems | |
| GB1398607A (en) | Speech interpolation systems for time-division multiplexed signals | |
| GB1330409A (en) | Interface circuit for a pcm system | |
| GB1164414A (en) | A Tone-Free Multiplexing System Using a Delta Modulator | |
| GB1421241A (en) | Time-division multiplex data transmission |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |