GB1260468A - Improvements in or relating to the formation of connections on microelectronic circuits - Google Patents
Improvements in or relating to the formation of connections on microelectronic circuitsInfo
- Publication number
- GB1260468A GB1260468A GB15028/68A GB1502868A GB1260468A GB 1260468 A GB1260468 A GB 1260468A GB 15028/68 A GB15028/68 A GB 15028/68A GB 1502868 A GB1502868 A GB 1502868A GB 1260468 A GB1260468 A GB 1260468A
- Authority
- GB
- United Kingdom
- Prior art keywords
- mask
- conductors
- pillars
- pattern
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire
-
- H10W70/05—
-
- H10W70/098—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0382—Continuously deformed conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10234—Metallic balls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
1,260,468. Welding by pressure. NATIONAL RESEARCH DEVELOPMENT CORP. 26 March, 1969 [28 March, 1968], No. 15028/68. Heading B3R. [Also in Divisions C1, H1 and H2] In forming connections to metallic conductors of a microelectronic circuit pattern on a substrate, an apertured mask is located over the pattern, metallic particles thicker than the mask are placed in apertures in the mask in contact with the conductors, the particles are pressed against the conductors to bond them thereto and the mask is removed to leave connection pillars bonded to the pattern. A substrate 1 of alumina has a pattern of conductors 2 formed thereon by screen printing or by vacuum deposition through a photo-resist mask, the conductors being at least surfaced with gold, and over the pattern a perforated mask 4 is held, gold spheres 8 being brushed over the mask to occupy the perforations. The spheres protrude above the mask which may be of foil not containing lead, e.g. aluminium or phosphor-bronze or plastics sheet and large perforations may be filled with several spheres side by side. With the substrate on a platen 6 a movable steel platen 7 is pressed on to the spheres to deform them to fill the perforations and pressure bond them to the conductors. The platens 6, 7 are preferably heated and the substrate may be heated to 150-250 C. The mask is peeled away leaving upstanding pillars on which inverted integrated circuit chips may be thermocompression bonded. An insulating layer may be formed on the substrate about the pillars before the chip bonding to protect the conductors by applying a colloidal suspension of powdered glass frit in a volatile liquid, e.g. isopropyl alcohol in ethyl acetate and heating to fuse the glass. Instead of mounting chips on the pillars which extend above the insulating layer, the pillars are ground to be flush with the layer and a further pattern of conductors is formed thereon. The process may be repeated to form a multilayer microelectronic circuit with interconnecting pillars. Instead of a glaze an epoxy resin insulating layer may be used possibly containing alumina particles or in a multilayer circuit a series of glazes of progressively lower fusion temperatures or a glaze containing refractory oxide particles may be used.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB15028/68A GB1260468A (en) | 1968-03-28 | 1968-03-28 | Improvements in or relating to the formation of connections on microelectronic circuits |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB15028/68A GB1260468A (en) | 1968-03-28 | 1968-03-28 | Improvements in or relating to the formation of connections on microelectronic circuits |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1260468A true GB1260468A (en) | 1972-01-19 |
Family
ID=10051786
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB15028/68A Expired GB1260468A (en) | 1968-03-28 | 1968-03-28 | Improvements in or relating to the formation of connections on microelectronic circuits |
Country Status (1)
| Country | Link |
|---|---|
| GB (1) | GB1260468A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4268956A (en) * | 1977-10-13 | 1981-05-26 | Bunker Ramo Corporation | Method of fabricating an interconnection cable |
| EP0267359A3 (en) * | 1986-09-15 | 1989-04-26 | International Business Machines Corporation | Mask for depositing paste material |
| FR2622384A1 (en) * | 1987-10-23 | 1989-04-28 | Bbc Brown Boveri & Cie | MULTI-LAYER THIN FILM CIRCUIT AND METHOD FOR THE PRODUCTION THEREOF |
| EP0561620A3 (en) * | 1992-03-19 | 1994-04-06 | Hitachi Ltd | |
| EP1348234A1 (en) * | 2000-12-29 | 2003-10-01 | Infineon Technologies AG | A method and an arrangement for providing vias in printed circuit boards |
-
1968
- 1968-03-28 GB GB15028/68A patent/GB1260468A/en not_active Expired
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4268956A (en) * | 1977-10-13 | 1981-05-26 | Bunker Ramo Corporation | Method of fabricating an interconnection cable |
| EP0267359A3 (en) * | 1986-09-15 | 1989-04-26 | International Business Machines Corporation | Mask for depositing paste material |
| FR2622384A1 (en) * | 1987-10-23 | 1989-04-28 | Bbc Brown Boveri & Cie | MULTI-LAYER THIN FILM CIRCUIT AND METHOD FOR THE PRODUCTION THEREOF |
| EP0561620A3 (en) * | 1992-03-19 | 1994-04-06 | Hitachi Ltd | |
| US5497545A (en) * | 1992-03-19 | 1996-03-12 | Hitachi, Ltd. | Method of making electrical connections in the manufacture of wiring sheet assemblies |
| EP1348234A1 (en) * | 2000-12-29 | 2003-10-01 | Infineon Technologies AG | A method and an arrangement for providing vias in printed circuit boards |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3716907A (en) | Method of fabrication of semiconductor device package | |
| TWI676243B (en) | Chip package structure and the method of making the same | |
| US4420364A (en) | High-insulation multi-layer device formed on a metal substrate | |
| GB1073910A (en) | Improvements in and relating to electrical connections to a solid state device | |
| GB988075A (en) | Improvements relating to semiconductor circuit assemblies | |
| GB1260468A (en) | Improvements in or relating to the formation of connections on microelectronic circuits | |
| US3689336A (en) | Fabrication of packages for integrated circuits | |
| EP1148540A2 (en) | Method and device for attaching a semiconductor chip to a chip carrier | |
| CN104781925A (en) | Discrete device mounted on substrate | |
| GB1426874A (en) | Method of sealing electrical component envelopes | |
| US3768986A (en) | Laminated lead frame and method of producing same | |
| JP3564980B2 (en) | Semiconductor chip mounting method | |
| JP4024458B2 (en) | Method for mounting semiconductor device and method for manufacturing semiconductor device package | |
| JPH02241040A (en) | Manufacture of semiconductor device | |
| JPH04302457A (en) | Fabrication of hybrid ic board | |
| JPS5817646A (en) | Manufacture of semiconductor device | |
| JPS6230353A (en) | Resin-sealing circuit board | |
| GB1259602A (en) | ||
| JP2623762B2 (en) | Semiconductor element mounting structure | |
| JP3300525B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
| JP3398580B2 (en) | Semiconductor device manufacturing method and substrate frame | |
| JPS5852864A (en) | Semiconductor integrated circuit device | |
| JPH0547988A (en) | Semiconductor device | |
| JPH0246741A (en) | Hybrid integrated circuit | |
| JPS57202747A (en) | Electronic circuit device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| CSNS | Application of which complete specification have been accepted and published, but patent is not sealed |