GB1177320A - Improvements in or relating to the Production of Planar Semiconductor Components - Google Patents
Improvements in or relating to the Production of Planar Semiconductor ComponentsInfo
- Publication number
- GB1177320A GB1177320A GB60546/68A GB6054668A GB1177320A GB 1177320 A GB1177320 A GB 1177320A GB 60546/68 A GB60546/68 A GB 60546/68A GB 6054668 A GB6054668 A GB 6054668A GB 1177320 A GB1177320 A GB 1177320A
- Authority
- GB
- United Kingdom
- Prior art keywords
- boron
- diffusion
- glass layer
- layer
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W74/43—
-
- H10P32/141—
-
- H10P32/171—
-
- H10P50/283—
-
- H10P76/40—
-
- H10P95/00—
-
- H10W20/40—
Landscapes
- Weting (AREA)
- Bipolar Transistors (AREA)
Abstract
1,177,320. Semi-conductor devices. SIEMENS A.G. 20 Dec., 1968 [21 Dec., 1967], No. 60546/68. Heading H1K. A boron-oxide glass layer, produced during the diffusion of boron into a silicon wafer by a planar process, is heat treated in a moist atmosphere at a temperature of 300 to 900 C. to make it easier to etch and the treated glass layer is then completely or partially etched away. The glass layer may be covered with an oxide layer to prevent out diffusion of boron during the heat treatment. A diode, Figs. 1 and 2 (not shown), is produced by oxidizing the surface of an N-type silicon wafer, etching a window and diffusing-in boron to produce a P-type region. The boronoxide glass layer which forms during the diffusion is covered with a silicon dioxide layer by pyrolysis of tetraethoxysilane and the wafer is then heated in a stream of moist nitrogen. The surface is photo-resist masked and etched with hydrofluoric acid buffered with ammonium fluoride to expose areas of the diffused region and the substrate. A metal is then deposited in the windows to form electrodes which may be alloyed to the wafer. A PNP planar transistor, Fig. 3 (not shown), is produced by forming an N-type base layer at the upper face of a P-type silicon wafer by diffusion, oxidizing the surface, forming a window, and diffusing-in boron to produce a P-type emitter region. A layer of silicon dioxide is deposited over the boron-oxide glass layer formed during the diffusion, and the wafer is heated in a moist atmosphere. The surface is photo-masked and etched to expose part of the base region into which phosphorus is diffused to produce an N+ type base contact region. The high temperature phosphorus diffusion step reduces the etchability of the glass layer so that a second heat treatment in a moist atmosphere is necessary before masking and etching away the oxide and glass over the emitter region. Metal contacts are deposited on the exposed areas of the emitter and base regions and the collector contact is applied to the lower face of the body. Argon or oxygen may be used instead of nitrogen in the moist atmosphere.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE1614691A DE1614691B2 (en) | 1967-12-21 | 1967-12-21 | Method for manufacturing semiconductor components |
| DE19671614691 DE1614691C3 (en) | 1967-12-21 | 1967-12-21 | Method for manufacturing semiconductor components |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1177320A true GB1177320A (en) | 1970-01-07 |
Family
ID=25753711
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB60546/68A Expired GB1177320A (en) | 1967-12-21 | 1968-12-20 | Improvements in or relating to the Production of Planar Semiconductor Components |
Country Status (4)
| Country | Link |
|---|---|
| DE (1) | DE1614691B2 (en) |
| FR (1) | FR1597835A (en) |
| GB (1) | GB1177320A (en) |
| NL (1) | NL6816421A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3837936A (en) * | 1971-11-20 | 1974-09-24 | Itt | Planar diffusion method |
| US3850687A (en) * | 1971-05-26 | 1974-11-26 | Rca Corp | Method of densifying silicate glasses |
| US4234361A (en) * | 1979-07-05 | 1980-11-18 | Wisconsin Alumni Research Foundation | Process for producing an electrostatically deformable thin silicon membranes utilizing a two-stage diffusion step to form an etchant resistant layer |
| CN113113324A (en) * | 2021-04-07 | 2021-07-13 | 捷捷半导体有限公司 | Passivation layer manufacturing method |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2548289C2 (en) * | 1975-10-29 | 1985-03-28 | Telefunken electronic GmbH, 7100 Heilbronn | Method for manufacturing a semiconductor component |
| FR2450505A1 (en) * | 1979-03-02 | 1980-09-26 | Thomson Csf | SEMICONDUCTOR DEVICE COMPRISING A DIFFUSED GUARD RING AND MANUFACTURING METHOD THEREOF |
-
1967
- 1967-12-21 DE DE1614691A patent/DE1614691B2/en active Granted
-
1968
- 1968-11-18 NL NL6816421A patent/NL6816421A/xx unknown
- 1968-12-13 FR FR1597835D patent/FR1597835A/fr not_active Expired
- 1968-12-20 GB GB60546/68A patent/GB1177320A/en not_active Expired
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3850687A (en) * | 1971-05-26 | 1974-11-26 | Rca Corp | Method of densifying silicate glasses |
| US3837936A (en) * | 1971-11-20 | 1974-09-24 | Itt | Planar diffusion method |
| US4234361A (en) * | 1979-07-05 | 1980-11-18 | Wisconsin Alumni Research Foundation | Process for producing an electrostatically deformable thin silicon membranes utilizing a two-stage diffusion step to form an etchant resistant layer |
| CN113113324A (en) * | 2021-04-07 | 2021-07-13 | 捷捷半导体有限公司 | Passivation layer manufacturing method |
| CN113113324B (en) * | 2021-04-07 | 2024-02-06 | 捷捷半导体有限公司 | A method for making passivation layer |
Also Published As
| Publication number | Publication date |
|---|---|
| DE1614691B2 (en) | 1975-12-04 |
| DE1614691A1 (en) | 1970-05-21 |
| FR1597835A (en) | 1970-06-29 |
| NL6816421A (en) | 1969-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3761327A (en) | Planar silicon gate mos process | |
| US4060427A (en) | Method of forming an integrated circuit region through the combination of ion implantation and diffusion steps | |
| GB1060303A (en) | Semiconductor element and device and method of fabricating the same | |
| GB1270697A (en) | Methods of forming semiconductor devices | |
| US4408387A (en) | Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask | |
| GB1510276A (en) | Production of bipolar integrated circuits | |
| NL127213C (en) | ||
| GB1332931A (en) | Methods of manufacturing a semiconductor device | |
| GB1283133A (en) | Method of manufacturing semiconductor devices | |
| US4025364A (en) | Process for simultaneously fabricating epitaxial resistors, base resistors, and vertical transistor bases | |
| US4210689A (en) | Method of producing semiconductor devices | |
| GB1093664A (en) | Semiconductor process | |
| GB1366991A (en) | Semiconductor device manufacture | |
| GB1177320A (en) | Improvements in or relating to the Production of Planar Semiconductor Components | |
| US3698966A (en) | Processes using a masking layer for producing field effect devices having oxide isolation | |
| GB1340306A (en) | Manufacture of semiconductor devices | |
| GB1218676A (en) | Method of manufacturing semiconductor components | |
| GB1043286A (en) | Improvements in and relating to semiconductor devices | |
| GB1145879A (en) | Semiconductor device fabrication | |
| GB1184796A (en) | Semiconductor Device | |
| US3503813A (en) | Method of making a semiconductor device | |
| GB1170145A (en) | Diffused Junction Semiconductor Devices and Methods for Fabricating such Devices. | |
| GB1327204A (en) | Semiconductor devices | |
| GB1495460A (en) | Semiconductor device manufacture | |
| ES365276A1 (en) | A PROCEDURE FOR MANUFACTURING A SEMICONDUCTOR DEVICE. |