GB1174069A - Data Processing System with Access Control for Subsystems - Google Patents
Data Processing System with Access Control for SubsystemsInfo
- Publication number
- GB1174069A GB1174069A GB23876/67A GB2387667A GB1174069A GB 1174069 A GB1174069 A GB 1174069A GB 23876/67 A GB23876/67 A GB 23876/67A GB 2387667 A GB2387667 A GB 2387667A GB 1174069 A GB1174069 A GB 1174069A
- Authority
- GB
- United Kingdom
- Prior art keywords
- interrupt
- flip
- flop
- processor
- programme
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/04—Addressing variable-length words or parts of words
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3875—Pipelining a single stage, e.g. superpipelining
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
- G06F9/4484—Executing subprograms
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
- G06F9/4818—Priority circuits therefor
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer And Data Communications (AREA)
- Multi Processors (AREA)
- Programmable Controllers (AREA)
- Bus Control (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Executing Machine-Instructions (AREA)
- Storage Device Security (AREA)
- Hardware Redundancy (AREA)
- Accessory Devices And Overall Control Thereof (AREA)
- Mobile Radio Communication Systems (AREA)
- Logic Circuits (AREA)
- Electrophonic Musical Instruments (AREA)
- Debugging And Monitoring (AREA)
Abstract
1,174,069. Interruption data processing. GENERAL ELECTRIC CO. 23 May, 1967 [25 May, 1966], No. 23876/67. Heading G4A. A data processing system comprises a memory controller operable to store a plurality of programme interrupt requests, and cause an interrupt in response to the highest priority stored request, and comprising means to receive and store interrupt mask signals, from a processor, which correspond to selected interrupt requests to be inhibited, to prevent granting of such stored interrupt requests Input-output controllers and processors can each communicate with each of a plurality of memory controllers each associated with a respective memory. Each memory controller accepts a 16-bit word and a command code from the highest priority controller or processor attempting to communicate with it. The command code is decoded to pass the word into memory (at an address also specified by the communicating controller or processor), or use it to set selected flip-flops of one of two groups of 16 interrupt flip-flops, or use it to set/reset the flip-flops of one of two groups of 16 mask flip-flops. One mask flip-flop corresponds to each interrupt flip-flop. As long as any interrupt flip-flop corresponding to a reset mask flip-flop is set, an interrupt request present signal is sent to a processor selected by manual or programme - controlled switches. When the processor reaches an odd-numbered instruction with bit position 28 equal to 0, during or at the end of its current programme, it sends a command code to the highest priority memory controller which is currently supplying an interrupt request present signal. This command code causes the identity of the highest priority interrupt flip-flop which is set and which corresponds to a reset mask flip-flop, in the memory controller, to be encoded and sent to the processor to constitute part of the address portion of the next instruction, the interrupt flip-flop then being reset. The rest of the address portion of the instruction is fixed in accordance with the identity of the memory controller. The non-address (command) portions of the instruction are provided by fixed circuitry. This instruction causes the processor to access memory at the address specified by the instruction to enter another programme. Information about the interrupted programme (if the prior programme was interrupted before completion) is stored to allow subsequent return to it. Each input-output controller may set interrupt flip-flops in only one memory controller specified by manual or programmecontrolled switches. Nand and inverter logic, including junctions at which a 0 will override any 1, is described for determining the highest priority unmasked interrupt flip-flop in a given memory controller, and for generating the interrupt request present signal.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US55298166A | 1966-05-25 | 1966-05-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1174069A true GB1174069A (en) | 1969-12-10 |
Family
ID=24207624
Family Applications (10)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB23868/67A Expired GB1150489A (en) | 1966-05-25 | 1967-05-23 | Dual Control Apparatus in Data Processing Equipment |
| GB23867/67A Expired GB1142290A (en) | 1966-05-25 | 1967-05-23 | Data processing system with improved subsystem communication |
| GB23866/67A Expired GB1137784A (en) | 1966-05-25 | 1967-05-23 | Data processing system with improved memory |
| GB23873/67A Expired GB1167945A (en) | 1966-05-25 | 1967-05-23 | Data Processing System with Acces Control for Subsystems. |
| GB23869/67A Expired GB1173356A (en) | 1966-05-25 | 1967-05-23 | Apparatus for handling data records in a computer system |
| GB23874/67A Expired GB1164000A (en) | 1966-05-25 | 1967-05-23 | Data Processing System with Controls to Deal with Requests from Subsystem for Prohibited Operations |
| GB23875/67A Expired GB1177109A (en) | 1966-05-25 | 1967-05-23 | Communication and Control Apparatus in a Computer System |
| GB23872/67A Expired GB1154516A (en) | 1966-05-25 | 1967-05-23 | Information shift apparatus in a computer system. |
| GB23876/67A Expired GB1174069A (en) | 1966-05-25 | 1967-05-23 | Data Processing System with Access Control for Subsystems |
| GB23865/67A Expired GB1186414A (en) | 1966-05-25 | 1967-05-23 | Input/Output Control Apparatus in a Computer System |
Family Applications Before (8)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB23868/67A Expired GB1150489A (en) | 1966-05-25 | 1967-05-23 | Dual Control Apparatus in Data Processing Equipment |
| GB23867/67A Expired GB1142290A (en) | 1966-05-25 | 1967-05-23 | Data processing system with improved subsystem communication |
| GB23866/67A Expired GB1137784A (en) | 1966-05-25 | 1967-05-23 | Data processing system with improved memory |
| GB23873/67A Expired GB1167945A (en) | 1966-05-25 | 1967-05-23 | Data Processing System with Acces Control for Subsystems. |
| GB23869/67A Expired GB1173356A (en) | 1966-05-25 | 1967-05-23 | Apparatus for handling data records in a computer system |
| GB23874/67A Expired GB1164000A (en) | 1966-05-25 | 1967-05-23 | Data Processing System with Controls to Deal with Requests from Subsystem for Prohibited Operations |
| GB23875/67A Expired GB1177109A (en) | 1966-05-25 | 1967-05-23 | Communication and Control Apparatus in a Computer System |
| GB23872/67A Expired GB1154516A (en) | 1966-05-25 | 1967-05-23 | Information shift apparatus in a computer system. |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB23865/67A Expired GB1186414A (en) | 1966-05-25 | 1967-05-23 | Input/Output Control Apparatus in a Computer System |
Country Status (6)
| Country | Link |
|---|---|
| JP (3) | JPS45236860B1 (en) |
| CH (7) | CH495014A (en) |
| DE (8) | DE1549422B2 (en) |
| FR (6) | FR1545594A (en) |
| GB (10) | GB1150489A (en) |
| SE (5) | SE340192B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3675209A (en) * | 1970-02-06 | 1972-07-04 | Burroughs Corp | Autonomous multiple-path input/output control system |
| FR2289003A1 (en) * | 1974-02-01 | 1976-05-21 | Honeywell Bull Soc Ind | CONTROL DEVICE FOR DATA TRANSFERS BETWEEN THE CENTRAL MEMORY AND THE PERIPHERAL UNITS OF A COMPUTER SYSTEM |
| GB1564088A (en) | 1977-04-26 | 1980-04-02 | Plastkarosser Ab | Vehicle bodies |
| US4209839A (en) * | 1978-06-16 | 1980-06-24 | International Business Machines Corporation | Shared synchronous memory multiprocessing arrangement |
| US4306287A (en) * | 1979-08-31 | 1981-12-15 | Bell Telephone Laboratories, Incorporated | Special address generation arrangement |
| GB2092341B (en) * | 1981-02-02 | 1984-09-12 | Picker Int Ltd | Computer peripheral selection |
| GB2147126B (en) * | 1983-09-29 | 1987-01-07 | Memory Ireland Limited | Improvements in and relating to computers |
| EP0690399A3 (en) * | 1994-06-30 | 1997-05-02 | Tandem Computers Inc | Remote financial transaction system |
-
1967
- 1967-05-23 GB GB23868/67A patent/GB1150489A/en not_active Expired
- 1967-05-23 GB GB23867/67A patent/GB1142290A/en not_active Expired
- 1967-05-23 GB GB23866/67A patent/GB1137784A/en not_active Expired
- 1967-05-23 GB GB23873/67A patent/GB1167945A/en not_active Expired
- 1967-05-23 GB GB23869/67A patent/GB1173356A/en not_active Expired
- 1967-05-23 GB GB23874/67A patent/GB1164000A/en not_active Expired
- 1967-05-23 GB GB23875/67A patent/GB1177109A/en not_active Expired
- 1967-05-23 GB GB23872/67A patent/GB1154516A/en not_active Expired
- 1967-05-23 GB GB23876/67A patent/GB1174069A/en not_active Expired
- 1967-05-23 GB GB23865/67A patent/GB1186414A/en not_active Expired
- 1967-05-24 DE DE1967G0050164 patent/DE1549422B2/en active Granted
- 1967-05-24 DE DEG50172A patent/DE1298318B/en active Pending
- 1967-05-24 DE DE19671549429 patent/DE1549429A1/en active Pending
- 1967-05-24 DE DE19671549426 patent/DE1549426A1/en active Pending
- 1967-05-24 DE DE19671549431 patent/DE1549431A1/en active Pending
- 1967-05-24 DE DE19671549423 patent/DE1549423A1/en active Pending
- 1967-05-24 DE DE19671549424 patent/DE1549424A1/en active Pending
- 1967-05-24 DE DE19671549428 patent/DE1549428B2/en active Pending
- 1967-05-25 CH CH736667A patent/CH495014A/en not_active IP Right Cessation
- 1967-05-25 SE SE07353/67A patent/SE340192B/xx unknown
- 1967-05-25 JP JP3306967A patent/JPS45236860B1/ja active Pending
- 1967-05-25 CH CH736967A patent/CH493886A/en not_active IP Right Cessation
- 1967-05-25 FR FR107783A patent/FR1545594A/en not_active Expired
- 1967-05-25 FR FR107790A patent/FR1528181A/en not_active Expired
- 1967-05-25 FR FR1564478D patent/FR1564478A/fr not_active Expired
- 1967-05-25 JP JP3306667A patent/JPS4510707B1/ja active Pending
- 1967-05-25 CH CH736867A patent/CH505430A/en not_active IP Right Cessation
- 1967-05-25 CH CH736467A patent/CH506132A/en not_active IP Right Cessation
- 1967-05-25 FR FR107785A patent/FR1545595A/en not_active Expired
- 1967-05-25 FR FR1564476D patent/FR1564476A/fr not_active Expired
- 1967-05-25 JP JP3306167A patent/JPS5323059B1/ja active Pending
- 1967-05-25 SE SE07356/67A patent/SE329282B/xx unknown
- 1967-05-25 CH CH736767A patent/CH489847A/en not_active IP Right Cessation
- 1967-05-25 CH CH737067A patent/CH495016A/en not_active IP Right Cessation
- 1967-05-25 SE SE07357/67A patent/SE329287B/xx unknown
- 1967-05-25 FR FR1564477D patent/FR1564477A/fr not_active Expired
- 1967-05-25 CH CH736567A patent/CH486738A/en not_active IP Right Cessation
- 1967-05-25 SE SE07355/67A patent/SE329517B/xx unknown
- 1967-05-25 SE SE07352/67A patent/SE329279B/xx unknown
Also Published As
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4034349A (en) | Apparatus for processing interrupts in microprocessing systems | |
| US3242467A (en) | Temporary storage register | |
| US3676861A (en) | Multiple mask registers for servicing interrupts in a multiprocessor system | |
| US4453214A (en) | Bus arbitrating circuit | |
| EP0320607B1 (en) | Multiprocessor system featuring global data duplication | |
| US3812473A (en) | Storage system with conflict-free multiple simultaneous access | |
| US5263146A (en) | Multiprocessor system including an exclusive access controller with lock request holding and grant circuits | |
| IE36762L (en) | Data processing system | |
| GB1493817A (en) | Information processor with immediate and indirect addressing | |
| JPS6112586B2 (en) | ||
| GB1174069A (en) | Data Processing System with Access Control for Subsystems | |
| US3997875A (en) | Computer configuration with claim cycles | |
| US3716837A (en) | Interrupt handling | |
| GB1148262A (en) | Digital computing system | |
| GB1280772A (en) | Memory system | |
| EP0026083A1 (en) | Multi-processor data processing system | |
| GB1276590A (en) | Improvements in or relating to data processing systems | |
| US3480917A (en) | Arrangement for transferring between program sequences in a data processor | |
| DE3466608D1 (en) | Access circuit for parallel buses of data processing systems | |
| GB1084069A (en) | Data handling system | |
| US3551898A (en) | Computer memory addressing | |
| JPS58150195A (en) | System for controlling main storage key | |
| US3518630A (en) | Data processing system including plural memory controllers | |
| JPS5731066A (en) | Memory access controlling system | |
| GB1578205A (en) | Communication between units in a multiprocessor system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed [section 19, patents act 1949] | ||
| 732 | Registration of transactions, instruments or events in the register (sect. 32/1977) | ||
| PCNP | Patent ceased through non-payment of renewal fee |