GB1074250A - Method and circuit arrangement to identify faults in translators - Google Patents
Method and circuit arrangement to identify faults in translatorsInfo
- Publication number
- GB1074250A GB1074250A GB5052664A GB5052664A GB1074250A GB 1074250 A GB1074250 A GB 1074250A GB 5052664 A GB5052664 A GB 5052664A GB 5052664 A GB5052664 A GB 5052664A GB 1074250 A GB1074250 A GB 1074250A
- Authority
- GB
- United Kingdom
- Prior art keywords
- translators
- translator
- circuit arrangement
- identify faults
- dec
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/80—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used using non-linear magnetic devices; using non-linear dielectric devices
- H03K17/81—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1497—Details of time redundant execution on a single processing unit
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Monitoring And Testing Of Exchanges (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DEST21464A DE1224779B (de) | 1963-12-14 | 1963-12-14 | Verfahren und Schaltungsanordnung zur Fehlererkennung bei Zuordnern |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1074250A true GB1074250A (en) | 1967-07-05 |
Family
ID=7459015
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB5052664A Expired GB1074250A (en) | 1963-12-14 | 1964-12-11 | Method and circuit arrangement to identify faults in translators |
Country Status (2)
| Country | Link |
|---|---|
| DE (1) | DE1224779B (de) |
| GB (1) | GB1074250A (de) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3646519A (en) * | 1970-02-02 | 1972-02-29 | Burroughs Corp | Method and apparatus for testing logic functions in a multiline data communication system |
| DE2424370B2 (de) * | 1974-05-20 | 1978-03-02 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Anordnung zum Überprüfen bzw. Überwachen von Codierern/Decodierern |
-
1963
- 1963-12-14 DE DEST21464A patent/DE1224779B/de active Pending
-
1964
- 1964-12-11 GB GB5052664A patent/GB1074250A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE1224779B (de) | 1966-09-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB865962A (en) | Improvements in or relating to spatially oriented data processing circuits | |
| GB1074250A (en) | Method and circuit arrangement to identify faults in translators | |
| ES301976A1 (es) | Un dispositivo electrico de conmutacion. | |
| ES229762A1 (es) | PERFECCIONAMIENTOS EN DISPOSITIVOS PARA SINCRONIZAR LA CORRIENTE DE SALIDA DE DOS GENERADORES TACoMETROS | |
| GB959390A (en) | Data latching circuits | |
| GB945422A (en) | Method and circuit arrangement for improving the operating reliability of telecommunication switching systems | |
| GB873500A (en) | Arrangements consisting of electronic switching means for establishing the exclusive "or"-condition | |
| GB939943A (en) | Improvements in and relating to transistor circuits | |
| JPS5457923A (en) | Faulty input/output device switching processing system in on-line system | |
| GB1301893A (de) | ||
| GB926527A (en) | Improvements relating to binary addition circuits | |
| CA606239A (en) | Electronic computer, adding and subtracting circuits | |
| GB1110299A (en) | Data processing equipment | |
| CA554379A (en) | Electrical inverter circuits | |
| ES256248A3 (es) | Perfeccionamientos en los equipos de conexiën electrica | |
| GB1129227A (en) | Solid state gating circuit | |
| CA625763A (en) | Electrical inverter circuits | |
| CA561449A (en) | Electrical gate circuits | |
| AU260625B2 (en) | Entitled AN EVALUATING CIRCUIT ARRANGEMENT FOR DIRECT CURRENT IMPULSES | |
| AU6067760A (en) | Output device for data-processing systems particularly for digital computers | |
| ES244691A1 (es) | Sistema electrënico de conmutaciën para telefonia | |
| CA602246A (en) | Device for connecting and disconnecting a current to a load circuit | |
| CA596805A (en) | P-n junction device and method of making the same (local fusion) | |
| GR21820B (el) | Συνδεδυασμενη ζευκτικη συσκευη δια την ζευξιν τωνκυκλωματων χαμηλης και υψηλης τασεως μιας ηλεκτρικης εγκαταστασεως δια γραφον και/η ιχνογραφουν φωσδια νεου. | |
| CA603793A (en) | Junction transistor bistable flip-flop circuit |