[go: up one dir, main page]

FR2448189A1 - ANTEMEMORY UNIT WITH SIMULTANEOUS READ / WRITE DEVICE - Google Patents

ANTEMEMORY UNIT WITH SIMULTANEOUS READ / WRITE DEVICE

Info

Publication number
FR2448189A1
FR2448189A1 FR7930206A FR7930206A FR2448189A1 FR 2448189 A1 FR2448189 A1 FR 2448189A1 FR 7930206 A FR7930206 A FR 7930206A FR 7930206 A FR7930206 A FR 7930206A FR 2448189 A1 FR2448189 A1 FR 2448189A1
Authority
FR
France
Prior art keywords
antememory
unit
level
address
write device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7930206A
Other languages
French (fr)
Other versions
FR2448189B1 (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/968,312 external-priority patent/US4245304A/en
Priority claimed from US05/968,521 external-priority patent/US4208716A/en
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of FR2448189A1 publication Critical patent/FR2448189A1/en
Application granted granted Critical
Publication of FR2448189B1 publication Critical patent/FR2448189B1/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)

Abstract

UNITE D'ANTEMEMOIRE A DISPOSITIF D'ECRITURE-LECTURE SIMULTANEE. L'UNITE D'ANTEMEMOIRE 750-3 COMPREND UNE MEMOIRE TAMPON 750-300 ORGANISEE EN UN ENSEMBLE DE NIVEAUX CONTENANT CHACUN UN NOMBRE DE BLOCS DE MOTS, ET UN NOMBRE CORRESPONDANT DE COMMUTATEURS DE SELECTION D'ADRESSE A POSITIONS MULTIPLES 750-302A A 750-302N ET DE REGISTRES D'ADRESSES RADR0-RADR7 COMMANDES PAR UN CIRCUIT DECODEUR 750-303. UN CIRCUIT COMPARATEUR 750-9 COMPARE DES SIGNAUX D'ADRESSE INDIQUANT LE NIVEAU DANS LEQUEL DES DONNEES DE MEMOIRE DOIVENT ETRE ECRITES A DES SIGNAUX D'ADRESSE INDIQUANT LE NIVEAU DUQUEL UNE INSTRUCTION SUIVANTE DOIT ETRE EXTRAITE ET ENGENDRE DES SIGNAUX POUR RETARDER L'ACCES A L'INSTRUCTION QUAND IL Y A DETECTION DE CORRESPONDANCE DE NIVEAUX. APPLICATION AUX ORDINATEURS.ANTEMEMORY UNIT WITH SIMULTANEOUS WRITING-READING DEVICE. THE ANTEMEMORY 750-3 UNIT INCLUDES A 750-300 BUFFER MEMORY ORGANIZED INTO A SET OF LEVELS EACH CONTAINING A NUMBER OF BLOCKS OF WORDS, AND A CORRESPONDING NUMBER OF MULTI-POSITION ADDRESS SELECTION SWITCHES 750-302A TO 750 -302N AND RADR0-RADR7 ADDRESS REGISTERS COMMANDED BY A 750-303 DECODER CIRCUIT. A COMPARATOR CIRCUIT 750-9 COMPARES ADDRESS SIGNALS INDICATING THE LEVEL AT WHICH MEMORY DATA SHOULD BE WRITTEN TO ADDRESS SIGNALS INDICATING THE LEVEL AT WHICH A FOLLOWING INSTRUCTION SHOULD BE EXTRACTED AND GENERATE SIGNALS TO DELAY ACCESS TO INSTRUCTION WHEN THERE IS DETECTION OF LEVEL CORRESPONDENCE. APPLICATION TO COMPUTERS.

FR7930206A 1978-12-11 1979-12-10 ANTEMEMORY UNIT WITH SIMULTANEOUS READ / WRITE DEVICE Expired FR2448189B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/968,312 US4245304A (en) 1978-12-11 1978-12-11 Cache arrangement utilizing a split cycle mode of operation
US05/968,521 US4208716A (en) 1978-12-11 1978-12-11 Cache arrangement for performing simultaneous read/write operations

Publications (2)

Publication Number Publication Date
FR2448189A1 true FR2448189A1 (en) 1980-08-29
FR2448189B1 FR2448189B1 (en) 1988-10-21

Family

ID=27130509

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7930206A Expired FR2448189B1 (en) 1978-12-11 1979-12-10 ANTEMEMORY UNIT WITH SIMULTANEOUS READ / WRITE DEVICE

Country Status (4)

Country Link
CA (1) CA1141040A (en)
DE (1) DE2949571A1 (en)
FR (1) FR2448189B1 (en)
GB (2) GB2037039B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2474201B1 (en) * 1980-01-22 1986-05-16 Bull Sa METHOD AND DEVICE FOR MANAGING CONFLICTS CAUSED BY MULTIPLE ACCESSES TO THE SAME CACH OF A DIGITAL INFORMATION PROCESSING SYSTEM COMPRISING AT LEAST TWO PROCESSES EACH HAVING A CACHE
SE445270B (en) * 1981-01-07 1986-06-09 Wang Laboratories COMPUTER WITH A POCKET MEMORY, WHICH WORKING CYCLE IS DIVIDED INTO TWO SUBCycles
DE3537115A1 (en) * 1985-10-18 1987-05-27 Standard Elektrik Lorenz Ag METHOD FOR OPERATING A DEVICE WITH TWO INDEPENDENT COMMAND INPUTS AND DEVICE WORKING ACCORDING TO THIS METHOD
JPH07122868B2 (en) * 1988-11-29 1995-12-25 日本電気株式会社 Information processing equipment
US5058116A (en) * 1989-09-19 1991-10-15 International Business Machines Corporation Pipelined error checking and correction for cache memories

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US4055851A (en) * 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle
US4056845A (en) * 1975-04-25 1977-11-01 Data General Corporation Memory access technique

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
FR129151A (en) * 1974-02-09
US4070706A (en) 1976-09-20 1978-01-24 Sperry Rand Corporation Parallel requestor priority determination and requestor address matching in a cache memory system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US4056845A (en) * 1975-04-25 1977-11-01 Data General Corporation Memory access technique
US4055851A (en) * 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle

Also Published As

Publication number Publication date
FR2448189B1 (en) 1988-10-21
DE2949571A1 (en) 1980-06-19
GB2037039A (en) 1980-07-02
GB2114783A (en) 1983-08-24
GB2114783B (en) 1984-01-11
DE2949571C2 (en) 1988-06-30
GB2037039B (en) 1983-08-17
CA1141040A (en) 1983-02-08

Similar Documents

Publication Publication Date Title
US4295205A (en) Solid state mass memory system compatible with rotating disc memory equipment
NO913799L (en) COMPUTING SYSTEM.
SE8402598D0 (en) DATA PROCESSING SYSTEM
JPS5755456A (en) Career recording system
JPS5725069A (en) Vector data processing equipment
GB1372750A (en) Rotational data storage devices
GB1154524A (en) Improvements in and relating to Data Processing Apparatus
GB1477236A (en) Computer memory read delay
KR870011615A (en) Partial Written Control
FR2084903A5 (en)
JPS59178743U (en) high speed information processing equipment
FR2448189A1 (en) ANTEMEMORY UNIT WITH SIMULTANEOUS READ / WRITE DEVICE
GB1429850A (en) Data processing systems
MY113976A (en) Audio synthesizer time-sharing its first memory unit between two processors
GB1266579A (en)
JPS57182247A (en) Buffer memory device
JPS55134467A (en) Magnetic disc device
SU1160409A1 (en) Memory addressing device
JPS56140454A (en) Shared file access system
JPS54161852A (en) Mass memory device with high-speed memory part
JPS5621261A (en) Processing system for memory unit read/write
JPS5477112A (en) Information signal reproducer
JPS5447446A (en) Magnetic disc control unit
JP2715410B2 (en) Memory controller
KR900005309A (en) Storage module for interlacing data processing unit

Legal Events

Date Code Title Description
ST Notification of lapse