FR2368181A1 - CMOS logic resetting circuit - has different capacitances at two nodes to ensure circuit adopts correct logic states - Google Patents
CMOS logic resetting circuit - has different capacitances at two nodes to ensure circuit adopts correct logic statesInfo
- Publication number
- FR2368181A1 FR2368181A1 FR7630560A FR7630560A FR2368181A1 FR 2368181 A1 FR2368181 A1 FR 2368181A1 FR 7630560 A FR7630560 A FR 7630560A FR 7630560 A FR7630560 A FR 7630560A FR 2368181 A1 FR2368181 A1 FR 2368181A1
- Authority
- FR
- France
- Prior art keywords
- nodes
- circuit
- ensure
- different capacitances
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000009792 diffusion process Methods 0.000 abstract 3
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356008—Bistable circuits ensuring a predetermined initial state when the supply voltage has been applied; storing the actual state when the supply voltage fails
Landscapes
- Logic Circuits (AREA)
Abstract
The CMOS resetting circuit, for logic, consists of a bistable flip flop comprising two MOSFET inverters. The output of one inverter is connected to the input of the other. In order to ensure that node B has state '1' and node A state '0', the capacitance at node A is made greater than that of node B. This is achieved firstly by making the area of the gate of FET Q3 greater than that of Q4 and secondly by increasing the diffusion area at A (i.e. the diffusion area of Q2's source and Q4's drain) so that it is greater than that associated with B (i.e. the diffusion area of Q1's source and Q3's drain).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7630560A FR2368181A1 (en) | 1976-10-12 | 1976-10-12 | CMOS logic resetting circuit - has different capacitances at two nodes to ensure circuit adopts correct logic states |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7630560A FR2368181A1 (en) | 1976-10-12 | 1976-10-12 | CMOS logic resetting circuit - has different capacitances at two nodes to ensure circuit adopts correct logic states |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| FR2368181A1 true FR2368181A1 (en) | 1978-05-12 |
Family
ID=9178614
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| FR7630560A Withdrawn FR2368181A1 (en) | 1976-10-12 | 1976-10-12 | CMOS logic resetting circuit - has different capacitances at two nodes to ensure circuit adopts correct logic states |
Country Status (1)
| Country | Link |
|---|---|
| FR (1) | FR2368181A1 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2398402A1 (en) * | 1977-07-22 | 1979-02-16 | Siemens Ag | CIRCUIT FOR THE PRODUCTION OF A POSITIONING PULSE OF THE ELECTRONIC CIRCUIT OF AN ELECTRONIC DEVICE, IN PARTICULAR OF AN ELECTRONIC DEVICE AT MAXIMUM |
| FR2439508A1 (en) * | 1978-10-18 | 1980-05-16 | Siemens Ag | SEMICONDUCTOR DIGITAL INTEGRATED CIRCUIT |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2083657A1 (en) * | 1970-03-30 | 1971-12-17 | Ibm | |
| US3753011A (en) * | 1972-03-13 | 1973-08-14 | Intel Corp | Power supply settable bi-stable circuit |
-
1976
- 1976-10-12 FR FR7630560A patent/FR2368181A1/en not_active Withdrawn
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2083657A1 (en) * | 1970-03-30 | 1971-12-17 | Ibm | |
| US3753011A (en) * | 1972-03-13 | 1973-08-14 | Intel Corp | Power supply settable bi-stable circuit |
Non-Patent Citations (1)
| Title |
|---|
| NV202/73 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2398402A1 (en) * | 1977-07-22 | 1979-02-16 | Siemens Ag | CIRCUIT FOR THE PRODUCTION OF A POSITIONING PULSE OF THE ELECTRONIC CIRCUIT OF AN ELECTRONIC DEVICE, IN PARTICULAR OF AN ELECTRONIC DEVICE AT MAXIMUM |
| FR2439508A1 (en) * | 1978-10-18 | 1980-05-16 | Siemens Ag | SEMICONDUCTOR DIGITAL INTEGRATED CIRCUIT |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0187697A3 (en) | Balanced cmos logic circuits | |
| JPS5334438A (en) | Semiconductor circuit using insulating gate type field effect transistor | |
| DE3482343D1 (en) | INTEGRATED SEMICONDUCTOR SWITCHING DEVICE FOR GENERATING A SWITCHING CONTROL SIGNAL. | |
| DE3676098D1 (en) | STATIC BISTABLE TOGGLE SWITCHING IN CMOS TECHNOLOGY. | |
| KR840000114A (en) | Phase comparator | |
| KR890005996A (en) | Synchronous flip-flop circuit | |
| FR2368181A1 (en) | CMOS logic resetting circuit - has different capacitances at two nodes to ensure circuit adopts correct logic states | |
| KR890001104A (en) | Semiconductor integrated circuit | |
| JPS5261945A (en) | Transistor circuit | |
| ATE67891T1 (en) | INTEGRABLE EVALUATION CIRCUIT. | |
| JPS5634233A (en) | Complementary level converting circuit | |
| GB1464842A (en) | Resettable toggle flip-flop | |
| JPS533781A (en) | Semiconductor integrated circuit | |
| FR2352449A1 (en) | Integrated complementary MOS transistor logic circuit - has four pairs of MOS transistors connected to provide three stable states of circuit | |
| KR930001172Y1 (en) | CMOS logic integrated circuit | |
| JPS5271964A (en) | Crystal oscillator circuit | |
| JPS5486239A (en) | Semiconductor integrated circuit | |
| JPS55656A (en) | Complementary mos logic circuit | |
| JPS54159153A (en) | Flip flop circuit | |
| JPS57122562A (en) | Semiconductor integrated circuit | |
| JPS528741A (en) | Electronic circui | |
| JPS6453620A (en) | Flip-flop circuit | |
| JPS5746530A (en) | Switching circuit | |
| JPS54159154A (en) | Latch circuit | |
| JPS5757033A (en) | Logical operation circuit using complementary mis field effect transistor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| ST | Notification of lapse |