ES422824A1 - Perfected procedure to make multiplications, divisions and roads square, through an analogue computer circuit. (Machine-translation by Google Translate, not legally binding) - Google Patents
Perfected procedure to make multiplications, divisions and roads square, through an analogue computer circuit. (Machine-translation by Google Translate, not legally binding)Info
- Publication number
- ES422824A1 ES422824A1 ES422824A ES422824A ES422824A1 ES 422824 A1 ES422824 A1 ES 422824A1 ES 422824 A ES422824 A ES 422824A ES 422824 A ES422824 A ES 422824A ES 422824 A1 ES422824 A1 ES 422824A1
- Authority
- ES
- Spain
- Prior art keywords
- multiplications
- divisions
- translation
- signal
- machine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 title abstract 2
- 230000001143 conditioned effect Effects 0.000 abstract 1
Landscapes
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
- Ac-Ac Conversion (AREA)
- Amplifiers (AREA)
Abstract
Improved procedure for making multiplications, divisions and square roots, by means of an analog computer circuit, characterized in that said circuit, with output current conditioned to the first, second and third input signals, comprises: (a) means of the first circuit responsive to the first input signal and to the second input signal for generating a frequency signal proportional to the amplitude ratio of the first input signal with the amplitude of the second input signal; y (b) means of the second circuit responsive to said signal frequency and to the third signal to generate a signal with an amplitude proportional to the product of said ratio by the amplitude of the third input signal. (Machine-translation by Google Translate, not legally binding)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| ES422824A ES422824A1 (en) | 1974-01-31 | 1974-01-31 | Perfected procedure to make multiplications, divisions and roads square, through an analogue computer circuit. (Machine-translation by Google Translate, not legally binding) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| ES422824A ES422824A1 (en) | 1974-01-31 | 1974-01-31 | Perfected procedure to make multiplications, divisions and roads square, through an analogue computer circuit. (Machine-translation by Google Translate, not legally binding) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES422824A1 true ES422824A1 (en) | 1976-10-16 |
Family
ID=8465877
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES422824A Expired ES422824A1 (en) | 1974-01-31 | 1974-01-31 | Perfected procedure to make multiplications, divisions and roads square, through an analogue computer circuit. (Machine-translation by Google Translate, not legally binding) |
Country Status (1)
| Country | Link |
|---|---|
| ES (1) | ES422824A1 (en) |
-
1974
- 1974-01-31 ES ES422824A patent/ES422824A1/en not_active Expired
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES408051A1 (en) | Amplifier apparatus for use with an inductive load | |
| CH537670A (en) | Digital circuit arrangement for generating an output clock signal following an input clock signal in phase | |
| ES422824A1 (en) | Perfected procedure to make multiplications, divisions and roads square, through an analogue computer circuit. (Machine-translation by Google Translate, not legally binding) | |
| GB1521348A (en) | Method and apparatus for generating digital dual frequency signals | |
| JPS5222853A (en) | Amplifier | |
| ES389117A1 (en) | Waveform generating circuit | |
| FR2329975A1 (en) | DIGITAL ASSEMBLY FOR LINEARIZING NON-LINEAR CHARACTERISTIC CURVES OF GENERATORS | |
| ES259754A1 (en) | A FREQUENCY CONVERTER CIRCUIT | |
| ES385160A1 (en) | Control-circuit for a deflection circuit of a display arrangement | |
| SU456225A1 (en) | A device for producing a signal calibrated by a non-linear distortion factor | |
| JPS55153426A (en) | Analog/digital conversion system | |
| ES450110A1 (en) | Signal measuring circuit | |
| CH406298A (en) | Electrical circuit for generating an output signal as a function of at least one input signal | |
| JPS51138102A (en) | M-series signal detection system | |
| JPS52126147A (en) | Arbitrary function generator | |
| JPS5412855A (en) | Analog signal processor | |
| JPS5370750A (en) | Fm modulator | |
| JPS5560340A (en) | Dividing circuit | |
| JPS5391650A (en) | Impulse reproducing circuit | |
| JPS5324255A (en) | Waveform shaping circuit | |
| JPS52147943A (en) | Phase-shift circuit | |
| ES460206A1 (en) | Voltage to rate converter circuit | |
| JPS534457A (en) | Amplifier circuit | |
| ES360081A3 (en) | Non-linear decoder (Machine-translation by Google Translate, not legally binding) | |
| AU216120B2 (en) | Improvements in or relating to devices for producing an output signal proportional tothe quotient ofthe amplitudes oftwo input signals |