[go: up one dir, main page]

ES2005371A6 - Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado. - Google Patents

Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado.

Info

Publication number
ES2005371A6
ES2005371A6 ES8702816A ES8702816A ES2005371A6 ES 2005371 A6 ES2005371 A6 ES 2005371A6 ES 8702816 A ES8702816 A ES 8702816A ES 8702816 A ES8702816 A ES 8702816A ES 2005371 A6 ES2005371 A6 ES 2005371A6
Authority
ES
Spain
Prior art keywords
sequence
instructions
writing
order
sequences
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES8702816A
Other languages
English (en)
Inventor
Bjorn Rutger Er Johnson
Sten Edvard Jhonson
Lars-Orjan Kling
Oleg Avsan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of ES2005371A6 publication Critical patent/ES2005371A6/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Complex Calculations (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Electrotherapy Devices (AREA)
  • Image Input (AREA)

Abstract

UN SISTEMA DE TRATAMIENTO DE DATOS EJECUTA DOS SECUENCIAS DE INSTRUCCIONES EN UN ORDEN PREDETERMINADO. LAS EJECUCIONES INCLUYEN LA SELECCION DE INSTRUCCIONES DE LECTURA/ESCRITURA (4) QUE CONTIENEN DIRECCIONES DE LECTURA/ESCRITURA. CON AYUDA DE LAS INSTRUCCIONES, UNA MEMORIA SEPARADA (1) ASIGNADA A LA SECUENCIA RESPECTIVA ES ACTIVADA PARA LA LECTURA/ESCRITURA DE INFORMACION DE DATOS. LAS MEMORIAS SEPARADAS SON ACTUALIZADAS MUTUAMENTE CON RESPECTO AL ORDEN Y A LAS INSTRUCCIONES DE ESCRITURA (3). DURANTE LA EJECUCION DE LA SECUENCIA QUE ES SEGUNDA DEBIDO AL ORDEN, SE USA INFORMACION DE DATOS QUE NO ESTA GARANTIZADA DE ANTEMANO EN CUANTO A SU INDEPENDENCIA DE LA INFORMACION DE DATOS OBTENIDA DURANTE LA EJECUCION DE LA SECUENCIA QUE ES PRIMERA DEBIDO AL ORDEN. SE CONSIGUE UNA CAPACIDAD INCREMENTADA DE TRATAMIENTO DE DATOS DE LA MANERA SIGUIENTE: PARA EMPEZAR, AMBAS SECUENCIAS (5) SON EJECUTADAS EN PARALELO. UNA DIRECCION INCLUIDA EN UNA INSTRUCCION DE LECTURA ASOCIADA CON LA SEGUNDA SECUENCIA ESALMACENADA DE FORMA INTERMEDIA SI ESTA DIRECCION NO HA SIDO SELECCIONADA PREVIAMENTE JUNTAMENTE CON UNA INSTRUCCION DE ESCRITURA ASOCIADA CON LA SEGUNDA SECUENCIA (41, 42). LA DIRECCION ALMACENADA DE FORMA INTERMEDIA ES COMPARADA CON LAS DIRECCIONES DE ESCRITURA DE LA PRIMERA SECUENCIA Y LA EJECUCION DE LA SEGUNDA SECUENCIA (56, 60, 61, 62) ES REINICIADA CUANDO HAY IGUALDAD DE LAS DIRECCIONES.
ES8702816A 1986-10-03 1987-10-02 Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado. Expired ES2005371A6 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE8604222A SE454920B (sv) 1986-10-03 1986-10-03 Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instruktionssekvenser medelst separatminnen

Publications (1)

Publication Number Publication Date
ES2005371A6 true ES2005371A6 (es) 1989-03-01

Family

ID=20365823

Family Applications (1)

Application Number Title Priority Date Filing Date
ES8702816A Expired ES2005371A6 (es) 1986-10-03 1987-10-02 Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado.

Country Status (17)

Country Link
US (1) US4985826A (es)
EP (1) EP0287600B1 (es)
JP (1) JPH01500936A (es)
KR (1) KR920006768B1 (es)
AU (1) AU589047B2 (es)
BR (1) BR8707481A (es)
DE (1) DE3774119D1 (es)
DK (1) DK168415B1 (es)
ES (1) ES2005371A6 (es)
FI (1) FI93908C (es)
GR (1) GR871512B (es)
MX (1) MX168943B (es)
NO (1) NO173718C (es)
PT (1) PT85810B (es)
SE (1) SE454920B (es)
TN (1) TNSN87107A1 (es)
WO (1) WO1988002514A1 (es)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE454921B (sv) * 1986-10-03 1988-06-06 Ellemtel Utvecklings Ab Sett och anordning for att i en pa forhand avgjord ordningsfoljd exekvera tva instuktionssekvenser
US5280615A (en) * 1990-03-23 1994-01-18 Unisys Corporation Out of order job processing method and apparatus
JP2786574B2 (ja) * 1992-05-06 1998-08-13 インターナショナル・ビジネス・マシーンズ・コーポレイション コンピュータ・システムにおける順不同ロード動作の性能を改善する方法と装置
GB9305263D0 (en) * 1993-03-15 1993-05-05 Univ Westminster Parrallel computation
JPH07334372A (ja) * 1993-12-24 1995-12-22 Seiko Epson Corp エミュレートシステム及びエミュレート方法
JP4160705B2 (ja) * 1999-10-15 2008-10-08 富士通株式会社 プロセッサ及びプロセッサシステム
FI114428B (fi) * 2001-12-13 2004-10-15 Nokia Corp Menetelmä ja järjestelmä laskuridatan keräämiseksi verkkoelementissä
US20060036826A1 (en) * 2004-07-30 2006-02-16 International Business Machines Corporation System, method and storage medium for providing a bus speed multiplier

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1218656A (en) * 1968-03-27 1971-01-06 Int Computers Ltd Improvements in or relating to computer system
US3787673A (en) * 1972-04-28 1974-01-22 Texas Instruments Inc Pipelined high speed arithmetic unit
GB1441458A (en) * 1972-06-28 1976-06-30 Texas Instruments Inc Stored programme data processing for parallel processing of programme segment
IT991096B (it) * 1973-07-10 1975-07-30 Honeywell Inf Systems Calcolatore elettronico con reti funzionali indipendenti per l esecuzione simultanea di opera zioni diverse sugli stessi dati
SE378690B (es) * 1973-12-13 1975-09-08 Ellemtel Utvecklings Ab
SE387763B (sv) * 1975-10-23 1976-09-13 Ellemtel Utvecklings Ab Anordning vid ett datorminne for att mojliggora en successiv forflyttning under drift av ett ledigt minnesfelt
JPS57162165A (en) * 1981-03-30 1982-10-05 Fanuc Ltd Re-editing system for storage area
US4466061A (en) * 1982-06-08 1984-08-14 Burroughs Corporation Concurrent processing elements for using dependency free code
JPS5932045A (ja) * 1982-08-16 1984-02-21 Hitachi Ltd 情報処理装置
US4720779A (en) * 1984-06-28 1988-01-19 Burroughs Corporation Stored logic program scanner for a data processor having internal plural data and instruction streams
US4703481A (en) * 1985-08-16 1987-10-27 Hewlett-Packard Company Method and apparatus for fault recovery within a computing system

Also Published As

Publication number Publication date
WO1988002514A1 (en) 1988-04-07
SE8604222D0 (sv) 1986-10-03
MX168943B (es) 1993-06-15
TNSN87107A1 (fr) 1990-01-01
JPH01500936A (ja) 1989-03-30
DK168415B1 (da) 1994-03-21
DE3774119D1 (de) 1991-11-28
DK300888A (da) 1988-06-02
KR880701912A (ko) 1988-11-07
EP0287600B1 (en) 1991-10-23
PT85810A (pt) 1988-11-30
PT85810B (pt) 1993-08-31
NO882196L (no) 1988-05-19
KR920006768B1 (ko) 1992-08-17
SE8604222L (sv) 1988-04-04
AU589047B2 (en) 1989-09-28
NO173718B (no) 1993-10-11
US4985826A (en) 1991-01-15
FI882469A0 (fi) 1988-05-25
EP0287600A1 (en) 1988-10-26
NO173718C (no) 1994-01-19
DK300888D0 (da) 1988-06-02
GR871512B (en) 1987-10-01
FI882469A7 (fi) 1988-05-25
BR8707481A (pt) 1988-12-06
FI93908B (sv) 1995-02-28
AU8037087A (en) 1988-04-21
FI93908C (fi) 1995-06-12
NO882196D0 (no) 1988-05-19
SE454920B (sv) 1988-06-06

Similar Documents

Publication Publication Date Title
KR870011524A (ko) 마이크로프로세서칩의 스택프레임캐시
JPH0411957B2 (es)
ES2005371A6 (es) Metodo y aparato para ejecutar dos secuencias de instrucciones en un orden predeterminado.
ATE57583T1 (de) Parallelverarbeitender rechner.
IE872505L (en) Executing the instruction sequences in an order determined¹in advance
JPS61123959A (ja) 着脱自在なメモリモジユ−ルを有する電子機器
JPS5677968A (en) Hierarchy memory element
FI893656A0 (fi) Foerfarande foer foerhindrande av fel i minnessystem foer databearbetningsanlaeggningar, saerskilt telefonfoermedlingsanlaeggningar.
JPS55103647A (en) Data storage register designation system
KR880011658A (ko) 정보 처리장치
US5321822A (en) Information processing system with addressing exception
JPS5578365A (en) Memory control unit
JPS54153542A (en) Data processor of microprogram control type
JPS59165143A (ja) デ−タ処理装置
JPS5743222A (en) Input and output processing system
JPS55146551A (en) Information processing unit
JPS62245436A (ja) オペレ−テイングシステムの機能拡張制御方式
JPS63201724A (ja) マイクロプログラムロ−デイング回路
JPS551630A (en) Processing system for defective loop of magnetic bubble memory
JPH01251231A (ja) 情報処理装置
JPS54124644A (en) Data transfer system
JPS57133584A (en) Magnetic bubble memory controlling system
JPS57179983A (en) Random access data memory
JPS56123043A (en) Address stop circuit of data processor
JPS6488641A (en) Information processor

Legal Events

Date Code Title Description
SA6 Expiration date (snapshot 920101)

Free format text: 2007-10-02